Library
search
Press enter to search in title/abstract
in title/abstract
in authors
local_library
Repository
S
SM Sinaga
Academic Work (23)
Conference paper (19)
Doctoral thesis (1)
Journal article (2)
Report (1)
Sort by descending (newest to oldest)
Sort by ascending (oldest to newest)
23 records found
1
2
Substrate crosstalk suppression using wafer-level packaging: metalized through-substrate trench approach
Doctoral thesis (2010) -
SM Sinaga (author)
Study of thermal behaviour in a multi-chip-composed optoelectronic package
Conference paper (2007) -
J. Tian (author)
,
SM Sinaga (author)
,
M. Bartek (author)
Parasitic effects reduction for wafer-level packaging of RF-MEMS
Conference paper (2006) -
J Iannacci (author)
,
J. Tian (author)
,
SM Sinaga (author)
,
R Gaddi (author)
,
A Gnudi (author)
,
M. Bartek (author)
Electromagnetic optimization of a wafer-level package for RF-MEMS applications
Conference paper (2006) -
J Iannacci (author)
,
J. Tian (author)
,
SM Sinaga (author)
,
R Gaddi (author)
,
A Gnudi (author)
,
M. Bartek (author)
RF crosstalk suppression based on wafer-level packaging concept
Conference paper (2006) -
SM Sinaga (author)
,
A Poliakov (author)
,
M. Bartek (author)
,
JN Burghartz (author)
High-resistivity polycrystalline silicon as rf substrate in wafer-level packaging
Journal article (2005) -
A Poliakov (author)
,
SM Sinaga (author)
,
P Mendes (author)
,
M. Bartek (author)
,
J.H. Correia (author)
,
JN Burghartz (author)
Influence of via-connections on electrical performance of vertically-spaced rf passives
Conference paper (2005) -
M. Bartek (author)
,
SM Sinaga (author)
,
JN Burghartz (author)
On-chip rf isolation in stacked wafer-level packages
Conference paper (2005) -
SM Sinaga (author)
,
M. Bartek (author)
,
JN Burghartz (author)
Vertical integration of rf passive components in stacked wafer-level packages
Conference paper (2005) -
M. Bartek (author)
,
SM Sinaga (author)
,
JN Burghartz (author)
Thermal effects in suspended RF spiral inductors
Journal article (2005) -
H Sagkol (author)
,
SM Sinaga (author)
,
JN Burghartz (author)
,
B. Rajaei Salmasi (author)
,
A.B. Akhnoukh (author)
Wafer-level packaging for rf applications using low-loss spacer substrate for integration of passives
Conference paper (2005) -
SM Sinaga (author)
,
A Poliakov (author)
,
M. Bartek (author)
Wafer-level chip-scale packaging for low-end RF products
Conference paper (2004) -
M. Bartek (author)
,
G Zilber (author)
,
D Teomin (author)
,
A Poliakov (author)
,
SM Sinaga (author)
,
P Mendes (author)
,
JN Burghartz (author)
Substrate thinning and trenching as crosstalk suppression techniques
Conference paper (2004) -
SM Sinaga (author)
,
A Poliakov (author)
,
M. Bartek (author)
,
JN Burghartz (author)
Wafer-level packaging for RF applications using high-resistivity polycrystalline silicon substrate technology
Conference paper (2004) -
A Poliakov (author)
,
SM Sinaga (author)
,
M. Bartek (author)
,
JN Burghartz (author)
Shellcase-type wafer-level packaging solutions: RF characterization and modeling
Conference paper (2004) -
M. Bartek (author)
,
G Zilber (author)
,
D Teomin (author)
,
SM Sinaga (author)
,
A Poliakov (author)
,
JN Burghartz (author)
Wafer-level integration of on-chip antennas and RF passives using high-resistivity polysilicon substrate technology
Conference paper (2004) -
P Mendes (author)
,
SM Sinaga (author)
,
A Poliakov (author)
,
M. Bartek (author)
,
JN Burghartz (author)
,
J.H. Correia (author)
Characterization of high-resistivity polycrystalline silicon substrates for wafer-level packaging and integration of RF passives
Conference paper (2004) -
M. Bartek (author)
,
SM Sinaga (author)
,
P Mendes (author)
,
J.H. Correia (author)
,
JN Burghartz (author)
Circuit partitioning and RF isolation by through-substrate trenches
Conference paper (2004) -
SM Sinaga (author)
,
A Poliakov (author)
,
M. Bartek (author)
,
JN Burghartz (author)
Analysis and optimization of via-connected spiral inductors in RF silicon technology
Conference paper (2003) -
SM Sinaga (author)
,
M. Bartek (author)
,
JN Burghartz (author)
On-chip isolation in wafer-level chip-scale packages: substrate thinning and circuit partitioning by trenches
Conference paper (2003) -
SM Sinaga (author)
,
A Poliakov (author)
,
M. Bartek (author)
,
JN Burghartz (author)