Cryogenic Comparator Characterization and Modeling for a Cryo-CMOS 7b 1-GSa/s SAR ADC

Conference paper (2022)

Authors

G. Kiene , QuTech Advanced Research Centre

A.M. Gunaputi Sreenivasulu QuTech Advanced Research Centre,

R.W.J. Overwater QuTech Advanced Research Centre,

M. Babaie Electronics - , QuTech Advanced Research Centre

F. Sebastiano Quantum Circuit Architectures and Technology - , QuTech Advanced Research Centre

DOI: https://doi.org/10.1109/ESSCIRC55480.2022.9911474

SAR ADC Noise measurement Cryo-CMOS Latching comparator StrongARM

To reference this document use:

http://resolver.tudelft.nl/uuid:1815d450-4131-4d59-b9ea-454da9225be1

More Info

expand_more

Published Date

2022

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

This paper reports the experimental characterization and modelling of a stand-Alone StrongARM comparator at both room temperature (RT) and cryogenic temperature (4.2 K). The observed 6-dB improvement in the comparator input noise at 4.2 K is attributed to the reduction of the thermal noise and to the suppressed shot noise in the MOS transistors becoming dominant at cryogenic temperature. The proposed model is employed in the design of a loop-unrolled 2\times time-interleaved 1-GSa/s 7b SAR ADC for spin-qubit readout. As predicted by the comparator model, the ADC is noise-limited at RT to a SNDR of 38.2 dB at Nyquist input, while this improves to 41.1 dB at 4.2 K, now limited by distortion, thus resulting in the state-of-The-Art FoMw for cryo-CMOS ADC of 20.9 fJ/conv-step.

Files

Cryogenic_Comparator_Character... (pdf)

(pdf | 4.99 Mb)

- Embargo expired in 01-07-2023