1 records found
1
A combined design-time/test-time study of the vulnerability of sub-threshold devices to low voltage fault attacks
