Chopping in Continuous-Time Sigma-Delta Modulators

Jiang, H.; Gonen, B.; Makinwa, K.A.A.; Nihtianova, S.

Chopping in Continuous-Time Sigma-Delta Modulators

Conference paper (2017)

Authors

H. Jiang Electronic Instrumentation -

B. Gonen Electronic Instrumentation -

K.A.A. Makinwa Microelectronics

S. Nihtianova Electronic Instrumentation -

Research Group

Electronic Instrumentation () (TU Delft)

1/f noise Continuous time Sigma delta Chopping Chopping artifacts Precision ADC Offset

To reference this document use:

http://resolver.tudelft.nl/uuid:a8260a7a-72ed-4715-be02-f0f29de95938

More Info

expand_more

Published Date

2017

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Department

Microelectronics

Research Group

Electronic Instrumentation

Abstract

This paper discusses the use of chopping in continuous-time sigma-delta modulators where 1/f noise and offset need to be suppressed by continuous-time methods. An intuitive analysis of the artifacts related to chopping is presented. Aliasing of quantization noise is found to be the main problem, especially for chopping frequencies lower than the modulator's sampling frequency (fs). Correctly timed return-to-zero and switched-capacitor DACs are proposed as a solution to the aliasing problem. In both cases, the key idea is to synchronize DAC transitions with moments when the quantization noise at the input of the first integrator is low. Circuit level simulations are presented to validate the proposed techniques.

Files

08050951.pdf

(pdf | 0.625 Mb)

Unknown license

Download not available