Local Sealing of High Aspect Ratio Vias for Single Step Bottom-up Copper Electroplating of Through Wafer Interconnects

Saadaoui, M; Wien, W.H.A.; van Zeijl, H.W.; Schellevis, H.; Laros, M; Sarro, Pasqualina M

Local Sealing of High Aspect Ratio Vias for Single Step Bottom-up Copper Electroplating of Through Wafer Interconnects

Conference paper (2007)

Authors

M Saadaoui Old - EWI Sect. ECTM

W.H.A. Wien Electronic Components, Technology and Materials -

H.W. van Zeijl Electronic Components, Technology and Materials -

H. Schellevis Electronic Components, Technology and Materials -

M Laros Electronic Components, Technology and Materials -

Pasqualina M Sarro Electronic Components, Technology and Materials -

Research Group

Old - EWI Sect. ECTM

To reference this document use:

http://resolver.tudelft.nl/uuid:8c5e2f99-4e7c-4f33-825b-2dafd63e0e4b

More Info

expand_more

Published Date

2007

Language

Undefined/Unknown

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Research Group

Old - EWI Sect. ECTM