AG

A. Gardouh

2 records found

A 10Gb/s PI-CDR design
In this thesis the design and analysis of a dual-loop phase interpolator(PI) clock and data recovery(CDR) with a Delay locked loop (DLL) as a reference loop will be discussed.

E-Pill

Data management and control