3 records found
1
System level methodology for interconnect aware and temperature constrained power management of 3D MP-SoCs
Interconnect and thermal aware 3D design space exploration
A methodology for early exploration of TSV placement topologies in 3D stacked ICs
