Brain-machine interfaces (BMI) are electronic devices that form an interconnection between the users brain and an external device through which the user can control the device and the device can apply stimulation to the users brain or nervous system. BMIs have undergone a rapid evolution in development and applications. While the first generation of BMI were exclusively used as proof of concept in research experiments, now more and more clinical applications in humans are becoming a reality. In recent years, various neurodegenerative diseases such as locked-in syndrome, epilepsy and retinitis pigmentosa, for which there currently exist no cures, have been successfully treated using implantable BMIs.

BMI development is continuously striving towards increasing the recording resolution and number of recording channels. As a result of recent innovations in electrode design and implementation, the recording of single brain cells has become possible, enabling the development of BMI with single-cell recording resolution. The primary bottleneck preventing more recording channels in single-cell resolution BMIs is caused by the neural amplifiers required to amplify the neural signals from the electrodes. Large amounts of recording channels require large arrays of neural amplifiers which in turn require large chip area and power, both of which are resources that are limited in implantable BMI applications.

The primary focus of this work is the development of a neural amplifier for use in next-generation single-cell resolution BMI. The neural amplifier is developed in 40nm CMOS technology and exploits the spatial correlation of the neural signal to implement a novel sharedfeedback system that reduces the power and area per recording channel. The amplifier is designed and verified with post-layout simulations, achieving a gain of 45 dB over a bandwidth from 93.8Hz to 5.44kHz, power usage of 600 nW per recording channel and an input referred noise voltage of 9.00 μVrms with a total chip area of 2190 μm2 per recording channel.

This BSc thesis concerns the solar plane bachelor graduation project. This project aims to improve the flight time of a commercially available RC plane by utilizing photovoltaic technologies. In this thesis the power electronics system that supplies power generated by photovoltaic technologies to the RC plane used during the solar plane project will be designed, modeled, implemented and tested. Utilizing Matlab Simulink, the power usage and generation of the solar plane is modeled and simulated. The final simulink model is used to determine the performance of the plane by ways of predefined performance parameters. This model shows that for the chosen RC plane of the solar plane project, flight times equal to 16.76 times its initial flight time can be achieved if the plane is flown during the day. Under a constant irradiance of 800 W/m², even continuous flight is possible. The implementation of this power electronics system is tested both as a stand alone system and on the solar plane during flight. The system shows an efficiency of 85% to 90% for power conversion at an input power of 10+ Watts.