A methodology for mapping multiple use-cases onto networks on chips
More Info
expand_more
expand_more