Analysis of (linked) address decoder faults

van de Goor, A.J.; Gaydadjiev, G.

Analysis of (linked) address decoder faults

Conference paper (1997)

Authors

A.J. van de Goor Computer Engineering -

G. Gaydadjiev Computer Engineering -

Research Group

Computer Engineering () (TU Delft)

To reference this document use:

http://resolver.tudelft.nl/uuid:6d8bdf80-91a8-41af-9095-f8b163aaa848

More Info

expand_more

Published Date

1997

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Department

Quantum & Computer Engineering

Research Group

Computer Engineering

Abstract

The complexity of memory tests arises when linked faults are taken into consideration. Usually only the class of linked faults in the memory cell array have been taken into consideration, while the class of linked faults involving address decoder faults has been ignored. This paper gives an overview of the most important and commonly used fault models, including the disturb fault model. It derives a set of conditions march tests have to satisfy in order to detect address decoder faults (AFs) when they are not linked; these conditions are shown to be dependent on the memory technology (SRAM and DRAM). Next, a set of conditions for march tests are derived to detect linked AFs (linked with other AFs or linked with faults in the memory cell array). The paper concludes with the analysis of a set of well-known march tests for the fault coverage of unlinked and linked AFs. Many of the widely used tests are shown not to be able to detect all (linked) AFs.