Hardwired networks on chip in FPGAs to unify functional and configuration interconnects

Goossens, KGW; Bennebroek, M; Hur, JY; Wahlah, M.A.

Hardwired networks on chip in FPGAs to unify functional and configuration interconnects

Conference paper (2008)

Authors

KGW Goossens Computer Engineering

M Bennebroek External organisation

JY Hur Computer Engineering

M.A. Wahlah Computer Engineering

Research Group

Computer Engineering

To reference this document use:

http://resolver.tudelft.nl/uuid:440a386d-e908-4c52-8ac7-aa2ca508ae72

More Info

expand_more

Published Date

2008

Language

Undefined/Unknown

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Research Group

Computer Engineering

No files available

Metadata only record. There are no files for this conference paper.