Wideband and Energy Efficient Digital Transmitter

Master thesis (2020)

Authors

Q. Bruinsma Electrical Engineering, Mathematics and Computer Science

Contributors

L.C.N. de Vreede Electronics - EEMCS (mentor)
Sergio Pires Ampleon Netherlands (mentor)
Faculty
Electrical Engineering, Mathematics and Computer Science, Electrical Engineering, Mathematics and Computer Science
Copyright: © 2020 Quinten Bruinsma
More Info
expand_more

Published Date

28-04-2020

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Abstract

The ever increasing demand for faster data rates combined with the need for higher levels of integration, while keeping the production and operation cost to a minimum leads to the requirement of an efficient high bandwidth digital transmitter architecture. With the shortcomings of both polar and cartesian architectures, a new architecture is introduced.

Files

MScThesis_QBruinsma_final.pdf
(pdf | 10.1 Mb)
- Embargo expired in 28-04-2022
Unknown license