2 records found
1
A DfT architecture and tool flow for 3-D SICs with test data compression, embedded cores, and multiple towers
Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers