Modeling and verification of layout-dependent effects in VLSI systems
More Info
expand_more
expand_more