Short Circuit Investigation

Short Circuit Assessment of Industrial Mains Distribution System: A Case Study of ASML

Master thesis (2024)

Authors

K. Jaikumar Electrical Engineering, Mathematics and Computer Science

Contributors

Z. Qin DC systems, Energy conversion & Storage - EEMCS (graduation committee member)
Aditya Shekhar DC systems, Energy conversion & Storage - EEMCS (mentor)
M. Ahmadi DC systems, Energy conversion & Storage - EEMCS (mentor)
Q. Fan Electronic Components, Technology and Materials - EEMCS (graduation committee member)
Faculty
Electrical Engineering, Mathematics and Computer Science
More Info
expand_more

Published Date

30-08-2024

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Abstract

With the increasing requirements of the semiconductor industry, ASML lithographic machines, essential for chip manufacturing, are becoming more complex. Consequently, the mains distribution system, a crucial part of these machines, is increasingly vulnerable to short circuit (SC) faults due to the growing number of system components. SC assessment of this system in compliance with international standards is vital as they are utilized by companies worldwide.

This thesis provides a standardized assessment method for industrial mains distribution system that complies with international standards. The assessment method includes the determination of available SC current and overall short circuit current rating (SCCR) and is implemented as a Matlab tool. Additionally, this thesis explores ways to increase the SCCR of the system by improving protection and limiting current considering current-limiting alternating current circuit breakers and various direct current circuit breaker (DCCB) technologies, including fault current limiters. Finally, the assessment results are validated through the physical testing results of a branch circuit within the ASML mains distribution system.

Files

Thesis_KalpeshJaikumar.pdf
(pdf | 21.7 Mb)
Unknown license