A low-power all-digital PLL architecture based on phase prediction
More Info
expand_more
expand_more