Fault-Tolerant Asymmetrical Multilevel Inverter with Preserved Output Power under Post-Fault Operation

Journal article (2022)

Authors

Anilkumar Chappa National Institute of Technology Raipur

Shubhrata Gupta National Institute of Technology Raipur

Lalit Kumar Sahu National Institute of Technology Raipur

Krishna Kumar Gupta Thapar Institute of Engineering and Technology

H Vahedi Dcbel Inc.

Affiliation

External organisation

Asymmetrical multilevel inverter (MLI) Capacitor voltage balancing Fault-tolerant (FT) operation Open-circuit (OC) and short-circuit (SC) faults Ripple reduction in capacitor voltage Single and multiple switch faults

To reference this document use:

http://resolver.tudelft.nl/uuid:429e73f1-4407-4e5d-8aad-01c78c5b5508

More Info

expand_more

Published Date

2022

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Affiliation

External organisation

Abstract

Multilevel inverters (MLIs) are widely employed in high power and high voltage applications due to their advantages like better power quality and lower voltage stress across power switches compared to the traditional two-level inverter. However, the utilization of higher number of power semiconductor devices and capacitors results in less reliability. In this regard, a fault-tolerant MLI (FTMLI) with asymmetrical source configuration is developed which can tolerate the open-circuit and short-circuit switch failures (single and multiple switch faults). The proposed topology preserves the output power and balances the capacitor's voltage under pre and postfault conditions. Further, a new switching scheme is proposed to reduce the ripple content in the capacitor's voltage. Further, under postfault operation uses less number of conducting switches resulting in a better efficiency. The proposed FTMLI generates a higher number of voltage levels with less number of component counts when compared with recently proposed topologies. Moreover, this comparative study reveals the prevalence of the proposed converter in the recent literature. The conducted experimental test proves the effectiveness and fault-tolerant feature of the proposed topology.