A 200 μA Duty-Cycled PLL for Wireless Sensor Nodes in 65 nm CMOS

Drago, Salvatore; Leenaerts, Domine M.W.; Nauta, Bram; Sebastiano, F.; Makinwa, K.A.A.; Breems, LJ

doi:10.1109/JSSC.2010.2049458

A 200 μA Duty-Cycled PLL for Wireless Sensor Nodes in 65 nm CMOS

Journal article (2010)

Authors

Salvatore Drago NXP Semiconductors

Domine M.W. Leenaerts NXP Semiconductors

Bram Nauta University of Twente

F. Sebastiano Electronic Instrumentation -

K.A.A. Makinwa Electronic Instrumentation -

LJ Breems Electronic Instrumentation -

Research Group

Electronic Instrumentation () (TU Delft)

DOI: https://doi.org/10.1109/JSSC.2010.2049458

Wireless sensor networks WSN CMOS Frequency synthesizer Fully integrated Ultra-low-power PLL Duty-cycle Frequency stability

To reference this document use:

http://resolver.tudelft.nl/uuid:4016a62d-9b7f-4d95-9a94-95fb03dee25c

More Info

expand_more

Published Date

2010

Language

Undefined/Unknown

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Department

Microelectronics

Research Group

Electronic Instrumentation

Abstract

Files

2897935_JSSC2049458.pdf

(pdf | 0.662 Mb)

Unknown license