PlasticNet

A low latency flexible network architecture for interconnected multi-FPGA systems

Conference paper (2020)

Authors

Carlos Salazar-Garcia Department of Mechatronics

Jeferson Gonzalez-Gomez Department of Mathematics and Computer Science

Kaleb Alfaro-Badilla Instituto Tecnologico de Costa Rica

Ronny Garcia-Ramirez Instituto Tecnologico de Costa Rica

Renato Rímolo-Donadío Instituto Tecnologico de Costa Rica

C. Strydis Erasmus MC

Alfonso Chacon-Rodriguez Instituto Tecnologico de Costa Rica

Affiliation

External organisation

HLS Inter-FPGA communication Customized network protocol Interconnect architecture Multi-FPGA

To reference this document use:

http://resolver.tudelft.nl/uuid:3f07ab99-6456-4f1f-aeee-9bd98fc9b210

More Info

expand_more

Published Date

2020-2

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Affiliation

External organisation

Abstract

This paper presents preliminary results of Plastic-Net, a custom FPGA interconnect architecture designed for high-processing applications that communicate extensively among multiple FPGAs. PlasticNet allows the interconnection of processing nodes (PNs) through a flexible, reliable and efficient custom protocol, that can be easily integrated in High-Level Synthesis (HLS) modern design environments. The system is evaluated on a ZedBoard Zynq®-7000 ARM/FPGA SoC Development Board, including criteria such as overhead, area, worst-case packet delivery latency and bandwidth. The best evaluated case achieved a half-occupancy latency of 16.9μs. The results show the potential of PlasticNet as an efficient solution for low latency multi-FPGA interconnection.