



Delft University of Technology

Investigation on Transient Failure Mode of Asymmetric Trench Gate SiC MOSFET Under Single-Pulse Avalanche Stress

Wang, Shaogang ; Tan, Yanlong ; Liu, Xu ; Li, Shizhen; Liu, Ke ; Yuan, Wucheng ; Li, Tao; Zhang, Guoqi; French, Paddy; Ye, Huaiyu

DOI

[10.1109/ICEPT59018.2023.10492291](https://doi.org/10.1109/ICEPT59018.2023.10492291)

Publication date

2023

Document Version

Final published version

Published in

Proceedings of the 2023 24th International Conference on Electronic Packaging Technology (ICEPT)

Citation (APA)

Wang, S., Tan, Y., Liu, X., Li, S., Liu, K., Yuan, W., Li, T., Zhang, G., French, P., Ye, H., & Tan, C. (2023). Investigation on Transient Failure Mode of Asymmetric Trench Gate SiC MOSFET Under Single-Pulse Avalanche Stress. In *Proceedings of the 2023 24th International Conference on Electronic Packaging Technology (ICEPT)* (2023 24th International Conference on Electronic Packaging Technology, ICEPT 2023). IEEE. <https://doi.org/10.1109/ICEPT59018.2023.10492291>

Important note

To cite this publication, please use the final published version (if applicable).

Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights.

We will remove access to the work immediately and investigate your claim.

Green Open Access added to TU Delft Institutional Repository

'You share, we take care!' - Taverne project

<https://www.openaccess.nl/en/you-share-we-take-care>

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

Investigation on Transient Failure Mode of Asymmetric Trench Gate SiC MOSFET Under Single-Pulse Avalanche Stress

Shaogang Wang^{1,2}, Yanlong Tan³, Xu Liu², Shizhen Li², Ke Liu², Wucheng Yuan², Tao Lin⁴, Guoqi Zhang¹, Paddy French¹, Huaiyu Ye^{2*}, Chunjian Tan^{2*}.

1. Faculty of EEMCS, Delft University of Technology, Mekelweg 4, 2628 CD Delft, The Netherlands.

2. School of Microelectronics, Southern University of Science and Technology, Shenzhen 518055, China.

3. Research Institute of Fudan University in Ningbo, Ningbo, China

4. PhasedCom Communication Technology Co.,Ltd., Shenzhen, China.

* yehy@sustech.edu.cn & tancj@sustech.edu.cn

Abstract—In this article, the avalanche withstand capability and transient failure model of commercial 1200 V asymmetric trench gate SiC MOSFETs are investigated by experiment and simulation under single-pulse unclamped inductive switching (UIS) conditions. The limiting avalanche current and limiting avalanche energy of the device are determined by evaluating the voltage and current waveforms, the power dissipation, and the avalanche energy curves before and during avalanche failure. Then, by using the calibrated simulation model, the sequence between the critical electric field stress and critical thermal stress suffered by the device is revealed, and the transient failure mode of the device is proved to be the thermal runaway. Moreover, after decapping the failed device, the failure mode of the device is further confirmed by analyzing the failure point. Finally, by using the focused ion beam (FIB) technology, the failure mechanism of the device is confirmed as a structural rupture caused by avalanche thermal stress.

Keywords—unclamped inductive switching (UIS), silicon carbide (SiC), avalanche breakdown, asymmetric trench gate.

I. INTRODUCTION

Given the outstanding electrical and thermal properties of silicon carbide (SiC), there is a consensus among researchers and engineers that SiC will progressively supplant silicon (Si) and emerge as the primary material for next-generation power semiconductor devices [1]. In terms of device performance, SiC MOSFETs offer several advantages over traditional Si-MOSFETs and Si-IGBTs. They not only exhibit higher breakdown voltage [2], increased switching frequency [3], and enhanced power density [4] but also demonstrate suitability for high-temperature [5], high-radiation [6], and high power applications [7].

With advancements in SiC epitaxy technology [8], device structure innovation [9, 10], and manufacturing techniques [11, 12], SiC MOSFETs have experienced rapid commercialization by numerous manufacturers [2, 13–15]. Transitioning from planar gate to trench gate, SiC MOSFETs strive consistently to increase power density and reduce specific on-resistance[16, 17]. Moreover, progressing from double trench gate to asymmetric trench gate, SiC MOSFETs undergo continuous optimization to enhance reliability and robustness [1, 13]. Consequently, through these improvements in fabrication processes and innovative structural designs [18], the electrical characteristics of SiC MOSFETs have been significantly enhanced [19–22]. Nevertheless, challenges persist in the reliability of SiC

MOSFETs due to limitations in etching process capabilities [23] and gate oxide reliability [24, 25].

In terms of applications, SiC MOSFETs are widely used in high-frequency switching and inductive load circuits, including solenoid actuators, anti-lock braking systems (ABS), and engine control units (ECU) in the automotive field [26]. In these application scenarios, when the MOSFET is turned off, the inductor generates a back electromagnetic force (EMF) that applies a high voltage to the MOSFET due to the abrupt interruption of the inductive current. This eventually leads to an avalanche impact on the MOSFET [26, 27]. Simultaneously, the corresponding energy stored in the unclamped inductive load needs to be dissipated through the switching device, with the energy primarily characterized by the integral of the product of high voltage and high current during the turn-off period. Consequently, the resulting thermoelectric stress from this demanding switching process is self-evident and serves as the primary cause of device failure. Therefore, whether it is the inherent load inductance of electric motors and solenoids or the stray inductance caused by wire harnesses and circuit boards, greater attention needs to be paid to the switching process of MOSFETs in inductive load circuits [28, 29].

This study investigates the avalanche withstand capability and transient failure model of the 1200 V asymmetric trench gate SiC MOSFET (IMW120R140M1H) through single-pulse avalanche stress experiments and simulations. The aim is to determine the failure characteristics and modes of the device by analyzing recorded current and voltage waveforms, power dissipation, avalanche energy curves, and static characteristic curves. Additionally, a calibrated finite-element simulation model is employed to uncover the internal electrothermal stress and transient failure mode of the device during avalanche failure. Furthermore, the failure point and mechanism of the device are confirmed through decapsulation and focused ion beam (FIB) technologies.

II. SETUP AND MECHANISM

A. UIS Experiment and Simulation Setup

For the decoupled single-pulse UIS test, the ITC5514 testers were utilized as the test platform. All tests were conducted at a room temperature of 25 °C. Regarding the experimental parameter settings, the test circuit's bus voltage (V_{DC}) was set to 100 V, and the peak avalanche current (I_{AV}) was treated as the dependent variable to adjust the different avalanche stresses for the Device Under Test (DUT). Consequently, the peak avalanche current (I_{AV}) was modified by adjusting the two independent variables of the gate pulse

This work is supported by the Shenzhen Fundamental Research Program (JCYJ20200109140822796).

width (t_{ON}) and the inductive load (L). For subsequent discussions and analyses, t_{ON} is defined as t_{ON-exp} used in the experiment, while t_{ON-sim} is used in the simulation. To investigate the transient failure model and failure mechanism of the asymmetric trench gate 4H-SiC MOSFET under avalanche impact, we employed Sentaurus Technology Computer-Aided Design (TCAD) software to evaluate the thermoelectric stress experienced by the device

B. UIS Experiment Mechanism




Fig. 1. (a) Schematic of the equivalent test circuit for the UIS test. (b) Ideal UIS test input and output waveforms.

Fig. 1(a) depicts the schematic of the equivalent test circuit and the ideal input and output waveforms for the UIS test. During the UIS test, the DUT is turned on by applying the gate pulse width (t_{ON}) to the gate, and the high-speed switch is simultaneously activated. Subsequently, the drain-source voltage (V_{DS}) of the DUT remains constant, while the drain-source current (I_{DS}) starts to increase gradually in response to the inductive load (L) and the bus voltage (V_{DC}). The relationship between I_{DS} and these parameters is expressed as follows:

$$L \frac{dI_{DS}}{dt} = V_{DC} \quad (1)$$

At the end of the gate pulse, the inductance current reaches its peak avalanche current (I_{AV}), which can be calculated using the following equation:

$$I_{AV} = \frac{V_{DC}}{L} \times t_{on} \quad (2)$$

When the DUT is turned off, the DC power supply is disconnected from the test circuit by deactivating the high-speed switch. Simultaneously, the current in the inductor flows through the antiparallel diode, resulting in a rapid change in the inductive current within a short period of time (dI_{DS}/dt). Additionally, this varying inductive current induces the peak avalanche voltage (V_{AV}) across the inductive load, subjecting the DUT to avalanche stress. Therefore, V_{AV} can be mathematically expressed as:

$$V_{AV} = L \times \frac{dI_{DS}}{dt} \quad (3)$$

Subsequently, all the energy stored in the inductive load is transferred to the DUT, driving it into an avalanche state. During this process, the drain-source current (I_{DS}) decreases linearly, while the peak avalanche voltage (V_{AV}) of the device abruptly drops to zero after a short period of time. Eventually, the device undergoes a complete avalanche impact and reaches a steady state. The avalanche time ($t_{AV} = t_E - t_S$) and avalanche energy (E_{AV}) can be calculated using the following equations:

$$t_{AV} = \frac{L}{V_{AV}} \times I_{AV} = t_E - t_S \quad (4)$$

$$E_{AV} = \frac{1}{2} \times L \times I_{AV}^2 = \int_{t_S}^{t_E} V_{DS}(t) \cdot I_{DS}(t) dt \quad (5)$$

III. RESULT AND DISCUSSION

A. Single-Pulse UIS Tests




Fig. 2. The voltage and current waveforms of asymmetric trench gate SiC MOSFET before and during avalanche failure (a) with 1.0 A as the current increase step (b) with 0.1 A as the current increase step.

To verify the withstand capability of DUT at different avalanche energy (E_{AV}) levels, the peak avalanche current (I_{AV}) of the DUT is incrementally increased from 1.0 A to 7.0 A in 1.0 A steps. Once the I_{AV} reaches 7.0 A, in order to accurately monitor the performance and parameter changes of DUT during the early stages of failure, the I_{AV} is further adjusted in increments of 0.1 A, gradually increasing from 7.6 A to 8.0 A until the DUT reaches the failure state.

The voltage and current waveforms of the DUT before and during avalanche failure are illustrated in Fig. 2(a) and Fig. 2(b), respectively. It is clear that as the t_{ON-exp} and L values increase, both the I_{AV} and V_{AV} of the DUT also increase. Eventually, when the I_{AV} reaches 8.0 A, the DUT undergoes avalanche failure. Additionally, it is worth mentioning that all voltage waveforms display slight amplitude oscillations following the avalanche, except for the waveform observed during DUT failure in an avalanche. Specifically, the oscillation in the waveform is predominantly caused by LC resonance, which arises due to parasitic parameters within the test circuit.

Fig. 3(a) shows the comparison of the voltage and current waveforms of the DUT both before and during avalanche failure. The I_{AV} values during these instances are 7.9 A and 8.0 A, respectively. In the last test prior to avalanche failure, where L is set to 11.34 mH, and t_{ON-exp} is set to 893.7 μs, the I_{AV} reaches 7.9 A. Following the gate being turned off, the energy stored in the inductor discharges through the DUT, causing V_{DS} to be clamped at 1692 V, and subsequently, I_{DS} decreases in a linear fashion. As I_{DS} approaches zero, V_{DS} experiences a sudden drop until the DUT reaches a stable state, with the entire avalanche duration lasting 54 μs. The waveform effectively illustrates the complete switching process of the DUT under the impact of an avalanche due to

the decoupled UIS circuit.

In the test during avalanche failure, with L set to 11.37 mH and t_{ON-exp} set to 907.2 μ s, the I_{AV} reaches 8.0 A. As the gate is turned off, the V_{DS} of the DUT sharply rises to 1694 V while I_{DS} continues to decrease linearly. Eventually, the DUT experiences avalanche failure as V_{DS} suddenly collapses from 1682 V to 2.5 V, and the entire avalanche event lasts 40.5 μ s. During this period, the I_{AV} of the DUT undergoes a sudden rise from a linear decline state until the device completely fails. The waveform directly illustrates that the failure characteristics of the DUT involve the loss of voltage-blocking capability and the formation of a conductive path between the drain and the source.




Fig. 3. (a) The comparison of the voltage and current waveforms, (b) the power dissipation and avalanche energy curves of the asymmetric trench gate SiC MOSFET before and during avalanche failure.

The corresponding comparison of the power dissipation and avalanche energy curves of the DUT before and during avalanche failure is depicted in Fig. 3 (b).

In the last test before avalanche failure ($I_{AV} = 7.9\text{ A}$), the DUT exhibits a relatively low power dissipation before the gate is turned off. However, upon turning off the gate, the dissipated power of the DUT experiences a rapid and substantial increase, reaching a maximum value of 12.14 kW. Simultaneously, as the power dissipation decreases approximately linearly, the avalanche energy of the DUT reaches its peak at 288.29 mJ. This curve visually illustrates the two most critical transient states for the DUT: the maximum power dissipation and the maximum avalanche energy. These states correspond to critical electric field stress and thermal stress, respectively.

In the test during avalanche failure ($I_{AV} = 8.0\text{ A}$), the DUT also maintains a relatively low power dissipation prior to gate turn-off. However, when the gate is turned off, the power dissipation of the DUT suddenly and rapidly rises to the maximum value of 12.26 kW. The power dissipation curve is divided into two stages due to the turning point at 2.15 kW. Ultimately, the maximum avalanche energy during avalanche failure is only 281.81 mJ, which is significantly lower than the maximum avalanche energy before avalanche failure (288.29 mJ). This curve clearly demonstrates that the rate of

decline in the power dissipation curve after DUT failure is significantly higher than before DUT failure. This indicates that when avalanche failure occurs, the remaining energy in the inductive load is released in a more efficient manner rather than through the unclamped inductive switching circuit.

Based on the above discussion and analysis, it can be concluded that the DUT exhibits a limiting avalanche current of 7.9 A and a limiting avalanche energy of 288.29 mJ. Furthermore, one of the avalanche failure characteristics of the DUT is the occurrence of a drain-source short circuit. Since the DUT has already experienced critical electric field stress prior to avalanche failure, and the decline rate of the power dissipation curve significantly increases after avalanche failure, it can be tentatively concluded that the failure model of the DUT is associated with thermal failure.

B. Transient Finite Element Simulation

To conduct a more precise investigation into the transient failure mechanism and mode of the asymmetric 4H-SiC MOSFET under avalanche stress, a mixed-mode TCAD simulation is employed to analyze the final test where the DUT failed under the same conditions ($I_{AV} = 8.0\text{ A}$). Typically, when the device is in the avalanche state, the internal structure is subjected to thermoelectric stress [30]. In fact, there exists a time sequence between electric field stress and thermal stress during avalanche impact.




Fig. 4. (a) The 3D electric field distribution along the channel direction from the bottom to the top of the device at different times. (b) The 2D electric field distribution of the device at the critical state of the electric field.

Fig. 4 (a) shows the three-dimensional (3D) distribution of the electric field along the channel direction, from the bottom to the top of the device, at various time points. During the time interval of 901 μ s to 907 μ s, when t_{ON-sim} is in this range, the electric field distribution inside the device appears mostly flat, with a slight bulge observed at the PN junction of the P-plus and N-drift regions (at around 2 μ m). This distribution is primarily influenced by the on-state voltage of the device.

Once t_{ON-sim} reaches 907 μ s, the gate channel of the device is turned off, and the device experiences avalanche impact due to the high voltage across the drain and source. Concurrently, the internal electric field distribution of the device undergoes an abrupt transition from a flat distribution to a triangular shape. This intense state persists for a duration of 30 μ s. When t_{ON-sim} reaches 937 μ s, the electric field inside the device reaches its peak value of 3.78 MV/cm. Subsequently, the electric field rapidly decreases, forming an equally proportioned triangle shape.

Fig. 4 (b) shows the two-dimensional (2D) electric field distribution of the device during the critical state of the electric field ($t_{ON-sim} = 937\text{ }\mu\text{s}$). It is evident that the critical

electric field is primarily concentrated at the edge of the P-plus region and a portion of the gate oxide region without being surrounded by the P-plus region. This observation directly indicates that the asymmetric structure with the P-plus region effectively mitigates electric field crowding at the bottom of the gate oxide layer, particularly at the corners below the channel. As a result, it helps prevent the breakdown of the gate oxide layer.




Fig. 5. (a) The 3D temperature distribution along the channel direction from the bottom to the top of the device at different times. (b) The 2D temperature distribution of the device at the critical state of temperature

Fig. 5(a) shows the 3D temperature distribution along the channel direction, from the bottom to the top of the device, at different time intervals. When $t_{ON\text{-sim}}$ falls within the range of 901 μs to 907 μs , the temperature distribution within the device remains relatively flat. Correspondingly, the peak temperature recorded in the device is 308.70 K. However, once $t_{ON\text{-sim}}$ reaches 907 μs and the gate channel of the device is turned off, the avalanche current starts to flow linearly through the P-plus region toward the source. Simultaneously, the overall temperature inside the device experiences a significant rise. This elevated temperature state persists for 40 μs until the device reaches its peak temperature of 1351.20 K at $t_{ON\text{-sim}}=947\mu s$. Analyzing the temperature contour during the first 20 μs (907 μs to 927 μs) reveals a uniform temperature distribution throughout the device, from top to bottom. Conversely, during the last 20 μs (927 μs to 947 μs), the internal temperature of the device exhibits a gradient distribution due to heat accumulation at the top of the device.

Fig. 5(b) presents the two-dimensional (2D) temperature distribution of the device during the critical temperature state ($t_{ON\text{-sim}}=947\mu s$). It is apparent that the critical temperature within the device primarily concentrates in the region below the trench gate, which is not encompassed by the P-plus region. Notably, the critical temperature region beneath the trench gate overlaps with the gate oxide layer and contacts the edge of the P-plus region. At this stage, the peak temperature inside the device reaches 1352.74 K, which is lower than the intrinsic temperature limit of 4H-SiC (1543.15 K) but significantly impacts the reliability of the device. This observation directly indicates that when the device reaches a critical temperature state, the primary heat accumulation occurs in the region beneath the trench gate.

Consequently, this finding directly confirms that the failure mechanism of the asymmetric trench gate SiC MOSFET in the single-pulse UIS test is primarily attributed to thermal runaway, resulting from the rapid elevation of the junction temperature to the critical state.

C. Device Failure Region Confirmation

Fig. 6 shows the surface optical microscope image of the DUT after failure and decapsulation. It is apparent that the device exhibits a circular failure point in the source pad area near the gate pad area, occupying an area of approximately 0.05 mm². Notably, the bonding wires connecting the source pad and gate pad remain intact [31]. Furthermore, it can be observed that the failure point results in the burning of the metal layer on the surface of the gate pad near the failure point. However, the isolation region between the gate pad and the source pad does not suffer significant damage. Taking into consideration that the melting point of the aluminum-copper alloy (0.25% ~ 2.5% Cu) used as the surface metal layer of the power device is around 930 K, the extent of the metal layer burning at the failure point directly indicates that the transient failure model of the DUT is attributable to thermal runaway [32, 33].




Fig. 6. The surface optical microscope image of asymmetric 4H-SiC MOSFET after failure and decapsulation.

To further characterize the failure mechanism of the DUT, the scanning electron microscope (SEM) images of the DUT are presented in Fig. 7 (a). The images clearly reveal the catastrophic burning at the failure point of the DUT. Upon closer inspection, significant morphological changes are evident in the metal layer located at the edge region (R1) surrounding the failure point. Additionally, the metal oxide layer in the middle region (R2) of the failure point exhibits delamination and curling, which can be attributed to the high temperatures experienced. Furthermore, the metal layer at the center region (R3), which is the most severely burned area, has completely melted.




Fig. 7. (a) Scanning electron microscope (SEM) images of failure point of asymmetric 4H-SiC MOSFET. (b), (c), and (d) Focused ion beam (FIB) cross-sectional images of asymmetric trench SiC MOSFET.

Subsequently, three regions spanning from the edge to the center of the failure point are etched using focused ion beam (FIB) technology, as illustrated in Fig. 7(b), (c), and (d). It is clearly observable that the thickness of the metal layer progressively decreases from the edge region to the center region of the failure point, measuring $5.16\ \mu\text{m}$, $1.14\ \mu\text{m}$, and $0.37\ \mu\text{m}$, respectively. This further substantiates the damage inflicted upon the DUT due to the transient high temperatures generated by thermal runaway. Additionally, a visible crack running along the gate sidewall can be discerned in the center region of the failure point, as displayed in Fig. 7(d). Based on the crack's position on the DUT, it can be inferred that the failure mechanism involves the rupture of the silicon carbide material on the conductive channel side, triggered by the transient high temperature. By integrating this finding with the earlier discussion on the gate oxide layer reliability, further support is provided for the accuracy of the equivalent circuit following device failure.

IV. CONCLUSION

In this article, the avalanche withstand capability and transient failure model of commercial 1200 V asymmetric trench gate SiC MOSFET is investigated by single-pulse UIS experiment and finite-element simulation methods. In the experiment, a decoupled UIS circuit is used to test the avalanche current and avalanche energy withstand capacity of the device. The limiting avalanche current and limiting avalanche energy of the device at a bus voltage of 100 V are $7.9\ \text{A}$ and $288.29\ \text{mJ}$, respectively. Through the comparative analysis of the current and voltage waveforms, the power dissipation, and avalanche energy curves before and during device failure, it is preliminarily determined that the failure mode of the device is thermal failure. In the simulation, the comparative analysis of 3D and 2D electric field and temperature distribution reveals that the device is first subjected to the critical electric field stress and then thermal stress during avalanche impact, with a $10\ \mu\text{s}$ time gap. Meanwhile, the failure mode of the device is determined as thermal runaway. In addition, after decapping the failed device, the failure mode of the device is further confirmed as thermal runaway through the analysis of the failure point. Finally, it is proved by FIB technology that the failure mechanism of the device is the structural rupture caused by avalanche thermal stress.

REFERENCES

- [1] A. O. Adan, D. Tanaka, L. Burgyan, and Y. Kakizaki, "The current status and trends of 1,200-V commercial silicon-carbide MOSFETs: Deep physical analysis of power transistors from a designer's perspective," *IEEE Power Electronics Magazine*, vol. 6, no. 2, pp. 36-47, 2019.
- [2] J. W. Palmour et al., "Silicon carbide power MOSFETs: Breakthrough performance from 900 V up to 15 kV," in *2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPSD)*, 2014: IEEE, pp. 79-82.
- [3] S. Hazra et al., "High switching performance of 1700-V, 50-A SiC power MOSFET over Si IGBT/BiMOSFET for advanced power conversion applications," *IEEE transactions on Power Electronics*, vol. 31, no. 7, pp. 4742-4754, 2015.
- [4] A. Albanna, A. Malburg, M. Anwar, A. Guta, and N. Tiwari, "Performance comparison and device analysis between Si IGBT and SiC MOSFET," in *2016 IEEE Transportation Electrification Conference and Expo (ITEC)*, 2016: IEEE, pp. 1-6.
- [5] G. Wang et al., "Static and dynamic performance characterization and comparison of 15 kV SiC MOSFET and 15 kV SiC n-IGBTs," in *2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD)*, 2015: IEEE, pp. 229-232.
- [6] G. Rescher, G. Pobegen, and T. Aichinger, "Impact of nitric oxide post oxidation anneal on the bias temperature instability and the on-resistance of 4H-SiC nMOSFETs," in *Materials Science Forum*, 2015, vol. 821: Trans Tech Publ, pp. 709-712.
- [7] L. Zhang, X. Yuan, X. Wu, C. Shi, J. Zhang, and Y. Zhang, "Performance evaluation of high-power SiC MOSFET modules in comparison to Si IGBT modules," *IEEE Transactions on Power Electronics*, vol. 34, no. 2, pp. 1181-1196, 2018.
- [8] Kimoto and Tsunenobu, "Bulk and epitaxial growth of silicon carbide," *Progress in Crystal Growth & Characterization of Materials*, pp. 329-351, 2016.
- [9] Q. Song et al., "4H-SiC Trench MOSFETs with L Shaped Gate," *IEEE Electron Device Letters*, pp. 1-1, 2016.
- [10] Weijiang et al., "Study of Asymmetric Cell Structure Tilt Implanted 4H-SiC Trench MOSFET," *Electron Device Letters IEEE*, 2019.
- [11] R. Siemieniec, D. Peters, R. Esteve, W. Bergner, and B. Zippelius, "A SiC Trench MOSFET concept offering improved channel mobility and high reliability," in *2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe)*, 2017.
- [12] D. Peters et al., "The New CoolSiC™ Trench MOSFET Technology for Low Gate Oxide Stress and High Performance," in *Pcim Europe International Exhibition & Conference for Power Electronics*, 2017.
- [13] D. Peters et al., "Performance and ruggedness of 1200V SiC-Trench-MOSFET," in *2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)*, 2017: IEEE, pp. 239-242.
- [14] S. Coffa, M. Saggio, and A. Patti, "SiC-and GaN-based power devices: Technologies, products and applications," in *2015 IEEE International Electron Devices Meeting (IEDM)*, 2015: IEEE, pp. 16.8. 1-16.8. 5.
- [15] R. Nakamura, Y. Nakano, M. Aketa, K. Noriaki, and K. Ino, "1200V 4H-SiC Trench Devices," *VDE*, 2014.
- [16] J. Wei, Y. Wang, M. Zhang, H. Jiang, and K. J. Chen, "High-speed power MOSFET with low reverse transfer capacitance using a trench/planar gate architecture," in *International Symposium on Power Semiconductor Devices & Ics*, 2017, pp. 331-334.
- [17] J. W. Palmour, L. Cheng, V. Pala, E. V. Brunt, and C. Scozzie, "Silicon carbide power MOSFETs: Breakthrough performance from 900 V up to 15 kV," in *2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPSD)*, 2014.
- [18] J. Wei et al., "Investigations on the degradations of double-trench SiC power MOSFETs under repetitive avalanche stress," *IEEE Transactions on electron devices*, vol. 66, no. 1, pp. 546-552, 2018.
- [19] X. Li et al., "SiC trench MOSFET with integrated self-assembled three-level protection Schottky barrier diode," *IEEE Transactions on Electron Devices*, vol. 65, no. 1, pp. 347-351, 2017.
- [20] T. Hiyoshi, K. Uchida, M. Sakai, M. Furumai, T. Tsuno, and Y. Mikamura, "Gate oxide reliability of 4H-SiC V-groove trench MOSFET under various stress conditions," in *2016 28th international Symposium on Power Semiconductor devices and ics (ISPSd)*, 2016: IEEE, pp. 39-42.
- [21] H. Jiang, J. Wei, X. Dai, M. Ke, I. Deviny, and P. Mawby, "SiC Trench MOSFET with Shielded Fin-Shaped Gate to Reduce Oxide Field and Switching Loss," *IEEE Electron Device Letters*, pp. 1324-1327, 2016.
- [22] J. Wei, M. Zhang, H. Jiang, H. Wang, and K. J. Chen, "Dynamic Degradation in SiC Trench MOSFET With a Floating p-Shield Revealed With Numerical Simulations," *IEEE Transactions on Electron Devices*, pp. 1-7, 2017.
- [23] H. Oda, P. Wood, H. Ogiya, S. Miyoshi, and O. Tsuji, "Optimizing the SiC Plasma Etching Process For Manufacturing Power Devices."
- [24] T. Santini, M. Sebastian, M. Florent, L. V. Phung, and B. Allard, "Gate oxide reliability assessment of a SiC MOSFET for high temperature aeronautic applications," in *ECCE Asia Downunder (ECCE Asia)*, 2013 IEEE, 2013.
- [25] T. Aichinger and M. Schmidt, "Gate-oxide reliability and failure-rate reduction of industrial SiC MOSFETs," in *2020 IEEE International Reliability Physics Symposium (IRPS)*, 2020.
- [26] D. Schleisser, D. Ahlers, M. Eicher, and M. Purschel, "Repetitive avalanche of automotive MOSFETs," in *European Conference on Power Electronics & Applications*, 2013.
- [27] M. D. Kelley, B. N. Pushpakaran, and S. B. Bayne, "Single-Pulse Avalanche Mode Robustness of Commercial 1200 V/80 mΩ SiC

- MOSFETs," IEEE Transactions on Power Electronics, vol. 32, no. 8, pp. 6405-6415, 2017.
- [28] Fayyaz et al., "A Comprehensive Study on the Avalanche Breakdown Robustness of Silicon Carbide Power MOSFETs," Energies, vol. 10, no. 4, pp. 452-, 2017.
- [29] J. Wei et al., "Investigations on the Degradations of Double-Trench SiC Power MOSFETs Under Repetitive Avalanche Stress," IEEE Transactions on Electron Devices, 2018.
- [30] Z. Bai et al., "Investigation on single pulse avalanche failure of 1200-V SiC MOSFETs via optimized thermoelectric simulation," IEEE Transactions on Electron Devices, vol. 68, no. 3, pp. 1168-1175, 2021.
- [31] X. Deng, X. Li, X. Li, H. Zhu, and B. Zhang, "Short-circuit Capability Prediction and Failure Mode of Asymmetric and Double Trench SiC MOSFETs," IEEE Transactions on Power Electronics, vol. PP, no. 99, pp. 1-1, 2020.
- [32] Mitchell et al., "Single-Pulse Avalanche Mode Robustness of Commercial 1200 V/80 mΩ SiC MOSFETs," IEEE Transactions on Power Electronics, 2017.
- [33] K. Banerjee, S. Rzepka, A. Amerasekera, N. Cheung, and C. Hu, "Thermal analysis of the fusion limits of metal interconnect under short duration current pulses," in IEEE International Integrated Reliability Workshop, 1996, pp. 98-102.