

A 120.9-dB DR Digital-Input Capacitively Coupled Chopper Class-D Audio Amplifier

Zhang, Huajun; Berkhout, Marco; Makinwa, Kofi A.A.; Fan, Qinwen

DOI [10.1109/JSSC.2023.3318731](https://doi.org/10.1109/JSSC.2023.3318731)

Publication date 2023 Document Version

Final published version

Published in IEEE Journal of Solid-State Circuits

Citation (APA)

Zhang, H., Berkhout, M., Makinwa, K. A. A., & Fan, Q. (2023). A 120.9-dB DR Digital-Input Capacitively Coupled Chopper Class-D Audio Amplifier. IEEE Journal of Solid-State Circuits, 58(12), 3470-3480. Article 3318731.<https://doi.org/10.1109/JSSC.2023.3318731>

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

Green Open Access added to TU Delft Institutional Repository

'You share, we take care!' - Taverne project

https://www.openaccess.nl/en/you-share-we-take-care

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

A 120.9-dB DR Digital-Input Capacitively Coupled Chopper Class-D Audio Amplifier

Huajun Zhan[g](https://orcid.org/0000-0003-2899-4601)[®][,](https://orcid.org/0000-0002-2166-5242) *Graduate Student Member, IEEE*, Marco Berkhout[®], *Member, IEEE*, Kofi A. A. Makinwa^{[®][,](https://orcid.org/0000-0002-2992-5467) *Fellow, IEEE*, and Qinwen Fan, *Senior Member, IEEE*}

Abstract— This article presents a digital-input class-D amplifier (CDA) achieving high dynamic range (DR) by employing a chopped capacitive feedback network and a capacitive digital-to-analog converter (DAC). Compared with conventional resistive-feedback CDAs driven by resistive or current-steering DACs, the proposed architecture eliminates the noise from the DAC and feedback resistors. Intermodulation between the chopping, pulsewidth modulation (PWM), and DAC sampling frequency is analyzed to avoid negative impacts on the DR and linearity. Real-time dynamic element matching (RTDEM) is employed to address distortion due to mismatch in the DAC, while its intersymbol interference (ISI) is eliminated by deadbanding. The prototype, implemented in a 180-nm bipolar, CMOS, and DMOS (BCD) process, achieves 120.9 dB of DR and a peak total harmonic distortion plus noise (THD+N) of −111.2 dB. It can drive a maximum of $15/26$ W into an $8-44$ - Ω load with a peak efficiency of 90%/86%.

Index Terms— Capacitively coupled chopper amplifier (CCCA), class-D amplifier (CDA), digital-to-analog converter, dynamic element matching (DEM), intersymbol interference (ISI).

I. INTRODUCTION

CLASS-D amplifiers (CDAs) have become increasingly popular in audio applications due to their high efficiency, which is enabled by their switching output stage [\[1\]. D](#page-10-0)ue LASS-D amplifiers (CDAs) have become increasingly popular in audio applications due to their high efficiency, to the digital format of most modern audio sources, digitalinput CDAs are preferred to their analog counterparts. Their monolithic integration reduces system size and cost, and their input is much more robust to interference than an analog-input CDA [\[2\]. H](#page-10-1)owever, while the dynamic range (DR) and total harmonic distortion plus noise (THD+N) performance of analog-input CDAs have been significantly improved recently [\[3\],](#page-10-2) [\[4\],](#page-10-3) [\[5\],](#page-10-4) [\[6\],](#page-10-5) [\[7\],](#page-10-6) [\[8\],](#page-10-7) [\[9\],](#page-10-8) [\[10\], l](#page-10-9)ess progress in these respects has been made for monolithic digital-input CDAs, whose THD+N remains above −100 dB and DR limited to about 115 dB [\[11\],](#page-11-0) [\[12\],](#page-11-1) [\[13\],](#page-11-2) [\[14\].](#page-11-3)

A digital-input CDA can be implemented in a straightforward fashion with an open-loop architecture [\[15\], w](#page-11-4)hich

Manuscript received 15 May 2023; revised 28 July 2023 and 30 August 2023; accepted 20 September 2023. Date of publication 12 October 2023; date of current version 28 November 2023. This article was approved by Associate Editor Drew Hall. *(Corresponding author: Qinwen Fan.)*

Huajun Zhang, Kofi A. A. Makinwa, and Qinwen Fan are with the Faculty of Electrical Engineering, Mathematics and Computer Science (EEMCS), Department of Microelectronics, Delft University of Technology, 2628 CD Delft. The Netherlands (e-mail: q.fan@tudelft.nl).

Marco Berkhout is with Goodix Technologies, 6537 TL Nijmegen, The Netherlands.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/JSSC.2023.3318731.

Digital Object Identifier 10.1109/JSSC.2023.3318731

 (a) **PWM** (b) -01101 Digital Loop Filter PWM CTDSM QTZ (c)

Fig. 1. Conventional digital-input CDA architectures. (a) Open-loop, (b) closed-loop with analog loop filter, and (c) closed-loop with digital loop filter. Dominant sources of noise and distortion are highlighted in red.

features a mostly digital implementation, as shown in Fig. [1\(a\).](#page-2-0) The input is processed by a digital signal processing block to derive the CDA's discrete output waveform, using delta–sigma modulation and/or pulsewidth modulation (PWM). However, this architecture suffers from distortion produced by the output stage and high sensitivity to clock jitter and supply noise. Although feasible, achieving a DR of 120 dB requires a clock jitter below 2 ps due to the rail-to-rail transitions $[16]$. In $[13]$, $8\times$ better jitter immunity is achieved by reducing the supply by the same factor for small input signals. However, this requires an extra dc–dc converter, which adds extra external components and degrades the overall power efficiency.

To address the limitations of open-loop CDAs, feedback is typically applied around the output stage. For a digital-input CDA, closing the loop requires an analog/digital interface, which is conventionally achieved by a digital-to-analog converter (DAC) placed upfront, as shown in Fig. $1(b)$ [\[12\],](#page-11-1) [\[14\],](#page-11-3) [\[17\].](#page-11-6) With the noise and distortion of the output stage suppressed by the loop gain, the output *LC* filter then becomes a dominant source of distortion [\[18\]. T](#page-11-7)he resistive or current-steering DAC also introduces noise and distortion, which limits the overall DR to about 115 dB.

0018-9200 © 2023 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Fig. 2. (a) Architecture of the proposed capacitively coupled digital-input CDA and (b) waveform at key nodes for a sinusoidal input.

Alternatively, an analog-to-digital converter (ADC) can be employed to sense the CDA's output, and the loop can then be closed by a digital loop filter that drives the output stage, as shown in Fig. $1(c)$ [\[11\]. I](#page-11-0)n [\[11\], f](#page-11-0)eedback is taken from the speaker terminals, thus suppressing *LC*-filter nonlinearity, and a 50-dB loop gain is implemented by a fifth-order loop filter. Although a 1-bit finite-impulse response (FIR) DAC with a dual return-to-zero (RZ) switching scheme is employed in the feedback $\Delta \Sigma$ ADC's IDAC, to eliminate mismatch and intersymbol interference (ISI) errors and to improve its jitter immunity, its DR and THD+N are still limited by the IDAC's noise to about 115 and −90 dB, respectively.

In all the abovementioned closed-loop architectures, the CDA output is sensed using resistors, which necessitates the use of an IDAC or RDAC in the analog/digital interface, which introduces thermal and $1/f$ noise. Furthermore, since their analog loop filter or feedback ADC is typically implemented in a low-voltage (LV) domain, a resistive divider [\[12\]](#page-11-1) or common mode regulation loop [\[11\]](#page-11-0) is required to protect the LV circuitry from the high-voltage (HV) CDA output, which adds more noise. Reducing noise by increasing the DAC's output current would not only increase power consumption but also require larger integration capacitors in the loop filter. To overcome these limitations, a capacitively coupled chopper CDA is introduced in $[10]$, which eliminates the noise contribution from the resistive feedback network. In addition, the use of chopping largely eliminates the $1/f$ noise from the loop filter, and its feedback-after-*LC* structure suppresses the *LC* filter's distortion. However, it requires an analog input, fed in through a switched-capacitor network, which is not trivial to drive while maintaining high linearity.

In this article, a digital-input CDA based on the capacitively coupled chopper amplifier (CCCA) topology is presented, which achieves a DR of 120.9 dB and a THD+N of −111.2 dB. Several challenges must be overcome to achieve such performance. The capacitive DAC (CDAC), which replaces the chopped capacitor input network in [\[10\], c](#page-10-9)ould introduce distortion due to mismatch and ISI. Although similar CDAC structures have been employed in ADCs recently [\[19\],](#page-11-8) [\[20\],](#page-11-9) [\[21\],](#page-11-10) [\[22\],](#page-11-11) [\[23\], th](#page-11-12)eir DR is much lower than that required in this work. Furthermore, the high-frequency components present in the DAC output can cause intermodulation distortion due to the use of chopping and PWM in the system.

This article, which is an extension of [\[24\], i](#page-11-13)s organized as follows. Section Π provides an overview of the proposed digital-input capacitively coupled CDA and discusses its design considerations. Section [III](#page-5-0) discusses techniques to mitigate DAC mismatch and ISI. Section [IV](#page-7-0) presents the circuit implementation of the closed-loop CDA, followed by measurement results in Section [V.](#page-8-0) This article ends with conclusion.

II. DIGITAL-INPUT CAPACITIVELY COUPLED CHOPPER CDA

A. Overview

Fig. $2(a)$ presents an overview of the proposed digital-input capacitively coupled CDA. The digital input is up-sampled to $f_S = 768$ kHz and truncated to 8 bit by a digital delta–sigma modulator (DSM). The DSM output (D_{IN}) then drives a CDAC, which feeds into the virtual ground of a capacitively coupled chopper CDA. The CDA employs a 14.4-V multilevel PWM-based output stage and has a closed-loop gain of 8 [\[10\].](#page-10-9) Its front end consists of a preamplifier, implemented as a CCCA, which amplifies the error signal $(V_{\text{ERR}} = D_{\text{IN}}V_{\text{REF}} - V_{\text{OUT}}/8)$, thus suppressing the noise from the subsequent loop filter. However, due to the preamplifier's finite-slew rate, chopping and DAC transitions cause nonlinear transients at the CCCA's output. Thus, a 20-ns deadband is introduced to block them from the loop filter [\[10\]. D](#page-10-9)riving the capacitively coupled CDA by a CDAC presents several additional challenges. The CDA's internal swing is increased by the presence of high-frequency components in the DAC output waveform. In addition, distortion can arise due to DAC mismatch, ISI, and the intermodulation between chopping, DAC, and PWM operations. These issues will be discussed in detail in the following sections.

B. DAC Sampling Frequency

In this work, a non-RZ (NRZ) DAC is chosen for its high immunity to clock jitter. In contrast to the analog input of

Fig. 3. Peak-to-peak swing of the DAC image for different choices of f_S and CCCA gain.

the CDA in $[10]$, the DAC output contains high-frequency components, including out-of-band quantization noise and DAC image, which increase the preamplifier's output swing. While quantization noise can be reduced by increasing the DAC resolution, the DAC image will still be amplified by the loop filter's preamplifier, leading to a sawtooth-like waveform at its output V_Y , as illustrated in Fig. $2(b)$. To maintain high linearity, the DAC image should not exceed the linear output range of the CCCA.

For a full-scale sinewave signal $u(t) = \sin(2\pi f_{\text{IN}}t)$, the peak swing of the DAC image (before being amplified by the CCCA) can be approximated by

$$
V_{\text{IMAGE,PP}} \approx \max \left| \frac{du}{dt} \right| \cdot \frac{1}{f_{\text{S}}} = \frac{2\pi f_{\text{IN}}}{f_{\text{S}}} \le \frac{\pi}{\text{OSR}}.
$$
 (1)

Hence, it can be reduced by increasing the DAC's sampling frequency f_s . Fig. [3](#page-4-0) shows the preamplifier's output swing, normalized to its 1.8-V supply, for different choices of f_S under a worst case 20-kHz full-scale input, assuming infinite DAC resolution. To ensure enough suppression for the loop filter noise, a gain of *G* of about 8 is required for the preamplifier. While $G = 16$ as in [\[10\]](#page-10-9) is also possible, it would require a higher f_S and thus a higher clock frequency for the dynamic element matching (DEM) logic (Section [III-B\)](#page-5-1).

C. DAC Resolution

Besides the DAC image, shaped quantization noise also consumes some of the preamplifier's output swing, which is a function of the DAC resolution and the out-of-band gain (OBG) of the DSM's noise transfer function (NTF) [\[25\].](#page-11-14) By choosing a relatively low OBG, a peak-to-peak quantization noise swing of 2 LSB can be achieved. Therefore, the extra swing due to quantization noise is given by $G/2^{N_{\text{DAC}}-1}$ LSB, where N_{DAC} is the DAC's resolution in bits. According to behavioral simulations, the shaped quantization noise can fit into the remaining output swing of the preamplifier as long as the DAC's resolution is more than 6 bits.

Fig. 4. Simulated step response from the input (D_{IN}) to the *LC* filter input $(V_{SW,AVG})$ and output (V_{OUT}) .

However, the DAC's resolution also impacts the linear output range of the overall CDA due to the following. The capacitively coupled CDA employs feedback after the *LC* filter to suppress the latter's nonlinearity as well as the rail-to-rail switching edges produced by the output stage, which would, otherwise, saturate the preamplifier. To suppress the *LC* filter nonlinearity by about 50 dB, a feedback loop with a unity gain frequency of about 500 kHz is employed around the *LC* filter [\[9\], w](#page-10-8)hose cutoff frequency is about 88 kHz ($L = 3.3 \mu$ H and $C = 1 \mu$ F). Fig. [4](#page-4-1) shows the simulated waveform after a DAC input step. For clarity, the PWM output stage is replaced with a linear model [\[26\]. A](#page-11-15)s shown, the *LC* filter output follows the DAC input step with a rise time of about 2 μ s, requiring an overshoot at the *LC* filter's input $(V_{SW,AVG})$ that is about six times (\approx 500 \div 88) larger, thus consuming part of the output stage's signal range. Since the DAC input can change by up to 2 LSBs at once, keeping this loss within 0.5 dB (\approx 5.6% FS) means that the DAC's LSB size must be less than

$$
\underbrace{5.6\%FS}_{-0.5dBFS} \div [\underbrace{2}_{2 \text{ LSB}} \times \underbrace{(500 \div 88)}_{\text{overshoot at}}] = 0.49\%FS. \tag{2}
$$

Therefore, $N_{\text{DAC}} = 8$ bit is chosen.

D. Intermodulation

Chopping demodulates DAC high-frequency components at even multiples of the chopping frequency f_{CH} , which can significantly degrade the SNR [\[19\],](#page-11-8) [\[20\],](#page-11-9) [\[27\],](#page-11-16) [\[28\]. I](#page-11-17)n this work, the DAC spectral nulls at multiples of f_S are exploited to mitigate such folding [\[19\], a](#page-11-8)nd therefore, $f_{\text{CH}} = f_{\text{S}}/2$ = 384 kHz is adopted. This also allows the chopping and DAC transitions to coincide, allowing a simple way to eliminate nonlinear transients due to chopping and DAC settling, which will be explained in detail in Section [III.](#page-5-0) Chopping also demodulates the PWM sidebands and thus degrades the THD. As explained in [\[10\]](#page-10-9) and [\[29\], t](#page-11-18)his can be avoided by setting f_{PWM} to an odd harmonic of f_{CH} . A factor of 13 is chosen in this work, implying an f_{PWM} of 4.992 MHz.

Given $f_{\text{PWM}} = 6.5 f_{\text{S}}$, the DAC's-shaped quantization noise in the sixth Nyquist zone is present around f_{PWM} . The PWM operation could then potentially demodulate this noise to the baseband. Fortunately, this intermodulation is introduced at the output of the loop filter and is thus suppressed by the loop

Fig. 5. SQNR as a function of the NTF's OBG for an 8-bit DSM with an OSR of 19.2.

gain, which is above 80 dB $[9]$. Hence, the impact on SNR is negligible.

III. DAC IMPLEMENTATION

A. Delta–Sigma Modulator

The digital DSM is designed using the Schreier Toolbox [\[30\].](#page-11-19) The requirement is to achieve sufficient signal-toquantization-noise ratio (SQNR) while restricting the maximum input step to 2 LSB. Simulations show that, given the abovementioned choice of $f_S = 768$ kHz and $N_{DAC} = 8$ bit, an NTF of sixth order or higher is required. In this work, a sixth-order modulator is used, which has an OBG of 2.4, as shown in Fig. [5.](#page-5-2) A higher order NTF with a lower OBG could also have been used. To ensure the absence of idle tones, its quantizer is dithered using a linear-feedback shift register (LFSR)-based pseudorandom generator, at the expense of 3 dB lower SQNR. The resulting SQNR is 133 dB.

B. Dynamic Element Matching

Unit-element mismatch in the 8-bit CDAC causes significant distortion and quantization noise fold-back, so it must be addressed using DEM. Conventional DEM techniques, such as data-weighted averaging (DWA), are based on unary DAC elements, leading to high digital complexity given the 8-bit DAC resolution. While the segmented tree DEM [\[21\],](#page-11-10) [\[22\],](#page-11-11) [\[31\],](#page-11-20) [\[32\]](#page-11-21) simplifies the logic, it still offers only 1st-order shaping, introducing significant in-band mismatch noise and degrading the DR. In [\[23\],](#page-11-12) this limited the DR to below 95 dB at an OSR of 40. In comparison, this work targets 120-dB DR with an OSR of only 19.2. Therefore, 1st-order mismatch shaping is insufficient for this work,^{[1](#page-5-3)} and the real-time DEM (RTDEM) technique [\[33\],](#page-11-22) [\[34\]](#page-11-23) is employed instead, since it averages out mismatch errors within each sample period. However, conventional RTDEM is also based on unary elements, which would require high logic complexity and a clock frequency of about 200 MHz ($\approx 2^8 \times f_S$).

1) Noise-Shaped Segmentation: To reduce the complexity and clock frequency of the RTDEM logic, noise-shaped (NS) segmentation is employed [\[14\],](#page-11-3) [\[34\],](#page-11-23) [\[35\],](#page-11-24) [\[36\]. A](#page-11-25)s shown in Fig. [6,](#page-5-4) the 8-bit DAC input D_{IN} is processed by a second

Fig. 6. 2nd-order NS segmentation scheme is employed in this work.

digital DSM to yield a 5-bit word (D_1) that controls an MSB DAC segment. The quantization noise introduced in D_1 is canceled by an LSB DAC segment driven by $D_2 = D_{IN} - D_1$. The total DAC output is given by

$$
V_{\text{DAC,OUT}}(z) = G_1 D_1(z) + G_2 D_2(z)
$$

= $G_1[D_{\text{IN}}(z) - D_2(z)] + G_2 D_2(z)$
= $\underbrace{G_1 D_{\text{IN}}(z)}_{\text{ideal output}} + \underbrace{(G_2 - G_1)}_{\Delta G} \cdot \underbrace{D_2(z)}_{-Q_{\text{SEG}}(z) \text{NTF}_{\text{SEG}}(z)}$ (3)

where G_1 and G_2 are the normalized gains from D_1 and D_2 to the DAC output, respectively, ΔG is the gain mismatch between the $8 \times$ and $1 \times$ DACs, Q_{SEG} is the unshaped quantization noise of the DSM in Fig. 6 , and NTF_{SEG}(*z*) is its NTF.

In $[14]$, $[34]$, and $[35]$, 1st-order NS segmentation is employed. However, the 1st-order DSM exhibits "frequencymodulated idle tones" $[37]$, causing D_2 to include harmonics of the input, which will degrade the output spectrum. To mit-igate this effect, 2nd-order NS segmentation [\[38\]](#page-11-27) is employed in this work, since it is less prone to tonal behavior. The 2nd-order NTF_{SEG} (z) also reduces the in-band power of D_2 , and hence, its contribution to $V_{\text{DAC,OUT}}$, by about 20 dB. Since the 2nd-order NTF produces more out-of-band power than a 1st-order NTF, D_2 spans 32 LSBs, thus requiring a 5-bit LSB DAC.

2) Real-Time DEM: The mismatch error within each DAC segment is addressed using RTDEM [\[33\], w](#page-11-22)hich avoids the idle tone issue and SNR degradation of DWA. Fig. $7(a)$ shows the element selection pattern of RTDEM. The operation of a 3-bit DAC is illustrated for simplicity. In general, for a DAC with N_E unit elements, each sample period is evenly divided into N_E sub-intervals, defined by a high-frequency master clock MCLK. Then, a thermometer code corresponding to the input is rotated at the MCLK frequency. Therefore, a full rotation is completed in a sample period, and each element is turned on for an equal amount of time.

As shown in Fig. $7(b)$, if the input is chopped, the number of elements switching between two samples can be quite large, and the total number of rising and falling edges will be signal-dependent, causing nonlinear ISI [\[34\]. T](#page-11-23)o illustrate this, Fig. [8](#page-6-1) shows the simulated output spectra of the MSB DAC for the cases, where a unit element's rising edge or falling edge adds

¹MATLAB simulations show that the residual mismatch noise is still enough to degrade the target DR even if f_S is as high as 10 MHz.

Fig. 7. (a) Usage pattern of unit elements with RTDEM (3-bit example) and (b) number of rising and falling edges.

Fig. 8. Simulated MSB DAC spectrum of a chopped DAC with RTDEM assuming 1% ISI error on (a) rising edges and (b) falling edges.

a 1% ISI error to its output in the subsequent sub-interval. The ISI clearly causes extra harmonics of the input signal.

In this work, the dead-band switch at the preamplifier's output can also be used to mitigate this source of distortion, since the DAC and the choppers can be configured to switch at the same time. As shown in Fig. $9(a)$, the deadband is introduced as an additional MCLK cycle at the beginning of each DAC sample, when the states of the unit elements are updated based on the new input code. Given the DAC and preamplifier's settling speed, a 20-ns deadband is sufficient, leading to an MCLK of ∼50 MHz, which is ~65 *f*_S. Therefore, the unit-element inputs are rotated every other MCLK cycle. In the two MCLK cycles after the deadband, the state of the unit elements is not changed. This ensures that they are all still equally used outside the deadband.

Fig. 9. (a) RTDEM with deadband employed in this work (3-bit example) and (b) number of rising and falling edges outside the deadband.

Fig. 10. Simulated MSB DAC output spectrum with ISI on (a) rising edges and (b) falling edges, with the deadband, where the ISI error of each element follows a normal distribution with a mean of 1% and a standard deviation of 0.006%.

With this approach, although the number of rising edges of each unit element outside the deadband still varies with the input, the total number of transitions in each direction becomes signal independent, as shown in Fig. [9\(b\).](#page-6-2) Therefore, the ISI distortion is only limited by the mismatch between the unit elements. According to transistor-level Monte-Carlo simulations, the ISI mismatch is $\pm 0.006\%$ (1 σ) with respect to the unit element's output in one MCLK cycle. Therefore, the ISI distortion is reduced significantly, as shown in Fig. [10.](#page-6-3)

Although RTDEM turns on each unit element for an equal amount of time, their mismatch still leads to some residual errors. This is because each unit element is driven by phase-shifted PWM signals that have the same dc value but different spectra. This spectral distortion is inherent to the

Fig. 11. Impact of (a) positional and (b) width jitter on the proposed DAC with deadband. Dashed lines represent the waveform affected by the jitter.

pulse-code modulation (PCM)-to-PWM operation [\[33\], a](#page-11-22)nd its magnitude scales with input amplitude and increases with input frequency. In this work, it is about -72 dBc for a −1 dBFS input at 6 kHz. If the DAC had no mismatch and the timing was perfect, these distortion spectra cancel each other out, resulting in the spectrum of a perfect NRZ pulse. In practice, mismatch and timing errors cause a small portion of this distortion to appear in the output.

C. Clock Jitter

The introduction of a deadband as shown in Fig. [9,](#page-6-2) effectively converts the DAC output into an RZ waveform, thus increasing its jitter sensitivity. However, this is mitigated by the fact that the deadband is applied to the loop filter's error signal rather than to the full DAC output. This section discusses the impact of clock jitter on this work.

The noise due to the clock jitter can be decomposed into two components that are due to: 1) the jitter of the dead-band's position and 2) the jitter of the deadband's duration. The former is determined by the MCLK's absolute jitter, while the latter is determined by its period jitter. Note that the deadband acts on the CCCA output. Therefore, noise introduced by both types of jitter is divided by the CCCA gain of 8 when referred to the input.

Since the CCCA output is the amplified difference between the digital input and CDA output, the effect of positional jitter can be analyzed separately and then evaluated using superposition. As shown in Fig. $11(a)$, the impact on the digital input is much more than that on the CDA output due to the former's step change. When the deadband is delayed by jitter, the output sees the previous sample longer and the next sample shorter. This introduces a noise at the DAC output given by

where
$$
t_{pj}[n]
$$
 is the positional jitter of the deadband after the *n*th DAC sample. This is the same expression as that for a conventional NRZ DAC. MATLAB simulation predicts an SNR of 131.5 dB for 100 ps of positional jitter.

The positional jitter also affects when the loop filter sees the CDA output. This introduces a noise component given by

$$
v_{n,\text{OUT},pj}[n] = [V_{\text{OUT}}(nT_{\text{S}}) - V_{\text{OUT}}(nT_{\text{S}} + T_{\text{MCLK}})] \frac{t_{pj}[n]}{T_{\text{S}}}
$$

$$
\approx -\frac{dV_{\text{OUT}}(nT_{\text{S}})}{dt} \cdot \frac{T_{\text{MCLK}}}{T_{\text{S}}} \cdot t_{pj}[n] \tag{5}
$$

where $T_S = 1/f_S$ and T_{MCLK} is the period of MCLK and also the duration of the deadband. Approximating the CDA output by a sine wave, the SNR due to this noise is given by

$$
10 \log_{10} \left(\frac{\overline{V_{OUT}^{2}(nT_{S})}}{\overline{v_{n,OUT,pj}^{2}} \cdot \overline{0SR}} \right)
$$

=
$$
10 \log_{10} \left[\frac{1}{(2\pi f_{IN})^{2} \cdot \left(\frac{T_{MCLK}}{T_{S}} \right)^{2} \cdot \sigma_{pj}^{2} \cdot OSR} \right].
$$
 (6)

In this work, $T_{\text{MCLK}}/T_S = 1/65$ and OSR = 19.2. Therefore, for $f_{\text{IN}} = 20$ kHz and $\sigma_{pj} = 100$ ps, the SNR is 147 dB, so this source of noise is negligible.

Duration jitter, on the other hand, is more easily analyzed with the CCCA output waveform. As shown in Fig. [11\(b\),](#page-7-1) if the deadband is wider, error pulses are added to the CCCA output both before and after the deadband. Since the CDA output straddles the DAC input, the two error pulses mostly cancel each other because they often have opposite polarities. MATLAB simulation predicts an SNR of 136 dB due to a 100-ps jitter, i.e., 0.5%, of period jitter on MCLK, in the deadband's duration.

Furthermore, in the RTDEM scheme, the jitter on MCLK slightly varies the contribution of each DAC element to the output, potentially impacting its efficacy. As mentioned previously, DAC mismatch and imperfect timing cause a small portion of the PCM-to-PWM distortion to leak into the output. MATLAB simulations were performed to evaluate this effect. For a −1-dBFS input, with both 0.5% mismatch and 100 ps of MCLK jitter, the simulated SNR is 126 dB. For a −60-dBFS input, this noise is lower, and the simulated SNR is 72 dB.

IV. CLOSED-LOOP CDA IMPLEMENTATION

A. Top Level

Fig. [12](#page-8-1) shows a top-level schematic of the proposed digital-input capacitively coupled CDA. It adopts the output stage from [\[8\]. To](#page-10-7) stabilize the loop in the presence of the pair of complex poles introduced by the *LC* filter, the dual-loop structure of [\[9\]](#page-10-8) is employed. The overall structure is similar to that of [\[10\]. T](#page-10-9)he feedforward path from the input to the input of the 3rd integrator is omitted in this work to avoid the need for another DAC. As a result, the 2nd integrator must now process the full signal swing and the 1st integrator's output swing increases by 6 dB/octave with respect to the input frequency. To maintain sufficient linearity for these two stages under the worst case of an FS input at 20 kHz, relatively

$$
v_{n, \text{DAC}, pj}[n] = V_{\text{REF}}(D_{\text{IN}}[n+1] - D_{\text{IN}}[n])t_{pj}[n] \tag{4}
$$

Fig. 12. Top-level schematic of the proposed digital-input capacitively coupled CDA.

Fig. 13. Timing circuitry for chopping, RTDEM, deadband, and PWM.

large integration capacitors (80 pF) are employed to limit the swing of these integrators, consuming 6% of the total chip area. Process variations on the *RC* time constants are addressed by a 2-bit trim of the integration capacitors as in [\[8\],](#page-10-7) [\[9\], an](#page-10-8)d $[10]$ to keep them within 7% of their nominal values.

B. Timing and RTDEM Logic

A high-frequency clock (MCLK) is required to define the sub-intervals for RTDEM, as shown in Section [III-B.](#page-5-1) The MCLK frequency is f_{MCLK} = 49.92 MHz, which equals $65 f_S$. For each DAC sample, one MCLK cycle is allocated for the deadband and the remaining 64 for RTDEM. In the prototype, the sampling clock f_S and chopping clock f_{CH} are divided down from MCLK using digital counters, as shown in Fig. [13.](#page-8-2) The PWM frequency $f_{\text{PWM}} = f_{\text{MCLK}}/10$ is ensured by embedding the triangle wave oscillator in [8] [int](#page-10-7)o a chargepump phase-locked loop (PLL) [\[39\]. T](#page-11-28)iming skew introduced in the HV feedback chopper is mitigated using a replica level shifter [\[10\]. T](#page-10-9)he RTDEM is realized by cyclic shift registers, as shown in the upper part of Fig. [13.](#page-8-2)

Fig. 14. Schematic of the DAC and CCCA.

C. DAC and CCCA

Fig. 14^2 14^2 14^2 shows a schematic of the DAC and CCCA. The cyclic shifter register outputs are retimed by Φ_{DAC} , the level shifter replica's output, to align the chopping transitions of the DAC output and HV feedback. A unit capacitance of 12 fF is chosen such that the total capacitance corresponding to the signal component D_1 (256 C_U) dominates over the parasitic capacitance at the summing node. All capacitors connected to the summing node are implemented with custom MOM capacitors for their high voltage rating and use the same 12-fF unit cell to ensure good matching. As shown in Fig. [9,](#page-6-2) RTDEM always activates consecutive DAC elements. To mitigate the effect of process gradients, a recursive layout pattern is employed for the unit elements [\[40\].](#page-11-29)

V. MEASUREMENT RESULTS

A prototype of the proposed digital-input capacitively coupled CDA is fabricated in a 180-nm bipolar, CMOS, and DMOS (BCD) technology. Fig. [15](#page-9-0) shows a microphotograph

 2 In [\[10\], a](#page-10-9) resistor R_{HV} was added in series with each feedback capacitor *C*FB to avoid over-voltage conditions at the virtual ground node due to impedance imbalance caused by the relatively high resistance of the input chopper. In this work, the input chopper is replaced with the parallel combination of all DAC switches, which has an equivalent resistance of $\langle 1\Omega$, much less than the ON-resistance of the HV chopper. Therefore, a resistor in series with C_{FB} is no longer needed.

Fig. 15. Die micrograph.

Fig. 16. Measured output spectra for $(a) -10$ dBFS input and $(b) -60$ dBFS input (256k-point FFT, $4 \times$ averaged).

of the die, which occupies 7.5 mm^2 . During idle operation, it draws 200.2 mW from the 14.4-V output-stage supply (PVDD), 23.4 mW from the 1.8-V analog supply (AVDD, including loop filter, triangle wave oscillator, and PLL), 0.46 mW from the 1.8-V digital supply (DVDD, including timing logic), and 25 μ W from the 1.8-V DAC reference. A 10- μ F external decoupling capacitor is employed for the DAC reference, and care was taken in the PCB layout to minimize interference to the reference, which is driven by a commercial off-the-shelf linear regulator with a thermal noise commercial off-the-shelf linear regulator with a thermal noise
floor of 2 nV/√Hz. A crystal oscillator provides MCLK [\[41\].](#page-11-30) For flexibility, the interpolation filter and digital DSMs are implemented on an field-programmable gate array (FPGA). Their synthesized area and power in the 180-nm BCD process would be 0.36 mm² and 350 μ W, respectively. An Audio Precision APx555B audio analyzer provides a 24-bit digital input and captures the CDA output.

Fig. $16(a)$ shows the measured output spectrum when the CDA drives 1 W into an $8-\Omega$ load, corresponding to about -10 dBFS. The measured THD+N is -108.6 dB, and the SNR is 110.3 dB. Fig. [16\(b\)](#page-9-1) shows the output spectrum for

Fig. 18. Measured THD+N versus output power.

Fig. 19. Measured THD+N versus input frequency.

a −60-dBFS input, showing a clean spectrum. An SNR of 60.9 dB is observed, indicating a DR of 120.9 dB for the $CDA.³$ $CDA.³$ $CDA.³$

A test mode was implemented to evaluate the effect if only a 1st-order DSM is used for NS segmentation. Its output spectrum is shown in Fig. [17.](#page-9-3) Harmonics at the −80-dBc level due to the "frequency-modulated idle tones" [\[37\]](#page-11-26) are clearly visible. Although some 20 dB below the total integrated noise, Pavan et al. [\[25\]](#page-11-14) suggest that they could be discerned by human hearing and thus should be avoided.

The measured THD+N across output power is plotted in Fig. [18,](#page-9-4) reaching a minimum of -111.2 dB for the 8- Ω load and -106.6 dB for the 4- Ω load. The rise in distortion levels toward high output power is dominated by HD2 [already visible in Fig. $16(a)$]. It is likely due to the magnetic coupling between the CDA output current and the DAC reference traces on the test PCB. According to simulations, −110 dB of coupling can lead to a similar result. Fig. [19](#page-9-5) shows the THD+N across the audio band for a -10 -dBFS input.

Fig. [20](#page-10-10) shows the measured power efficiency across output power up to the point of 10% THD. The peak efficiency is 90% for an 8- Ω and 86% for a 4- Ω load. The degradation compared to that in [\[10\]](#page-10-9) is due to the increased output current and

³This method of determining the DR is consistent with prior works on digital-input audio drivers [\[13\],](#page-11-2) [\[14\],](#page-11-3) [\[15\],](#page-11-4) [\[16\],](#page-11-5) [\[34\].](#page-11-23)

Authorized licensed use limited to: TU Delft Library. Downloaded on December 19,2023 at 15:48:20 UTC from IEEE Xplore. Restrictions apply.

		E. Cope	D. Schinkel	J. M. Liu	T. Ido	ADI	Cirrus Logic
	This Work	ISSCC 2018	JSSC 2017	JSSC 2014	ISSCC 2006	SSM3582A	CS35L45
Area $(mm2)$	7.5	4.3			$23^{(1)}$		6.5
Architecture	Closed-Loop	Closed Loop	Closed Loop	Open Loop	Closed-Loop	Closed Loop	Closed Loop
DAC Type	CDAC	RDAC	IDAC		IDAC		\blacksquare
Supply (V)	14.4	$8 - 20$	25	18	35	$4.5 \sim 16.5$	$2.5 - 15$
$I_{O.PVDD}(mA)$	13.9	20.5		9.4		12.3	\blacksquare
$R_{\text{LOAD}}(\Omega)$	8/4	8/4	4	8	4/6/8	8/4	8
$P_{\text{OUT,MAX}}(W)$	13/23	20	80	13	$130/99/74^{(1)}$	18/32	6.8
Efficiency	$90\%/86\%$	90%	$>90\%$	88%	$81\%^{(1)}$	94%/91%	88%
Peak THD+N @ 1kHz	$-111.2/-106.6$	$-97.2^{(2)}/93.1^{(2)}$	-88.6	-62.5	-94.9	$-94^{(2)}$	-79
DR (dB)	120.9	115.5	115	84	113	109	
A-wt. Output Noise (μV_{RMS})	9.3	20	34		\sim	36	
PSRR (dB)	$97 - 78$	$80 - 50$	$88 - 60$			88	
(Freq.Hz)	$(20 - 20k)$	$(20 - 20k)$	$(100 - 20k)$			(1k)	
Suppress LC Filter Distortion	Yes	No.	Yes	N ₀	N ₀	No.	N ₀

TABLE I PERFORMANCE SUMMARY AND COMPARISON WITH STATE-OF-THE-ART DIGITAL-INPUT HV CDAS

 (1) Output stage is off chip

 $^{(2)}$ Extracted from figure

Fig. 20. Power efficiency across output power.

Fig. 21. Measured PSRR across the audio band for three samples.

switching activities from shaped quantization noise. Fig. [21](#page-10-11) shows the measured PSRR across the audio band for three samples.

Table [I](#page-10-12) summarizes the performance of this work and compares it with thr state-of-the-art HV digital-input CDAs [\[11\],](#page-11-0) [\[12\],](#page-11-1) [\[15\],](#page-11-4) [\[17\],](#page-11-6) [\[42\],](#page-11-31) [\[43\]. I](#page-11-32)t achieves the highest DR and the best peak THD+N, thanks to the capacitively coupled architecture and proposed mismatch and ISI mitigation techniques. Meanwhile, it features competitive power efficiency, idle power, and PSRR.

VI. CONCLUSION

This article presents a digital-input capacitively coupled CDA. Distortion sources due to DAC mismatch and ISI are mitigated using NS segmentation, RTDEM, and a deadband. Intermodulation distortion between the DAC, chopping, and PWM are avoided by carefully choosing f_S , f_{CH} , and f_{PWM} . Measurement results of the 180-nm prototype show a DR of 120.9 dB and a peak THD+N of −111.2 dB, which advances the state-of-the-art in HV digital-input CDAs by 5.4 and 14 dB, respectively.

REFERENCES

- [\[1\] X](#page-2-1). Jiang, "Fundamentals of audio class D amplifier design: A review of schemes and architectures," *IEEE Solid-State Circuits Mag.*, vol. 9, no. 3, pp. 14–25, Summer 2017.
- [\[2\] L](#page-2-2). Dooper and M. Berkhout, "A 3.4 W digital-in class-D audio amplifier in 0.14 µm CMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 7, pp. 1524–1534, Jul. 2012.
- [\[3\] W](#page-2-3).-C. Wang and Y.-H. Lin, "A 118 dB PSRR, 0.00067% (−103.5 dB) THD+N and 3.1 W fully differential class-D audio amplifier with PWM common mode control," *IEEE J. Solid-State Circuits*, vol. 51, no. 12, pp. 2808–2818, Dec. 2016.
- [\[4\] W](#page-2-4). Wang and Y. Lin, "A 0.0004% (-108 dB) THD+N, 112 dB-SNR, 3.15 W fully differential class-D audio amplifier with G_m noise cancellation and negative output-common-mode injection techniques," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 58–60.
- [\[5\] S](#page-2-5).-H. Chien, Y.-W. Chen, and T.-H. Kuo, "A low quiescent current, low THD+N class-D audio amplifier with area-efficient PWM-residualaliasing reduction," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3377–3385, Dec. 2018.
- [\[6\] Y](#page-2-6).-Z. Qiu, S.-H. Chien, and T.-H. Kuo, "A 0.4-mA-quiescent-current, 0.00091%-THD+N class-D audio amplifier with low-complexity frequency equalization for PWM-residual-aliasing reduction,' *IEEE J. Solid-State Circuits*, vol. 57, no. 2, pp. 423–433, Feb. 2022.
- [\[7\] S](#page-2-7). Karmakar et al., "A 28-W, -102.2-dB THD+N class-D amplifier using a hybrid 16M-PWM scheme," *IEEE J. Solid-State Circuits*, vol. 55, no. 12, pp. 3146–3156, Dec. 2020.
- [\[8\] H](#page-2-8). Zhang et al., "A high-linearity and low-EMI multilevel class-D amplifier," *IEEE J. Solid-State Circuits*, vol. 56, no. 4, pp. 1176–1185, Apr. 2021.
- [\[9\] H](#page-2-9). Zhang, M. Berkhout, K. A. A. Makinwa, and Q. Fan, "A −121.5-dB THD class-D audio amplifier with 49-dB LC filter nonlinearity suppression," *IEEE J. Solid-State Circuits*, vol. 57, no. 4, pp. 1153–1161, Apr. 2022.
- [\[10\]](#page-2-10) H. Zhang, M. Berkhout, K. A. A. Makinwa, and Q. Fan, "A 121.4-dB DR capacitively coupled chopper class-D audio amplifier," *IEEE J. Solid-State Circuits*, vol. 57, no. 12, pp. 3736–3745, Dec. 2022.

- [\[11\]](#page-2-11) D. Schinkel et al., "A multiphase class-D automotive audio amplifier with integrated low-latency ADCs for digitized feedback after the output filter," *IEEE J. Solid-State Circuits*, vol. 52, no. 12, pp. 3181–3193, Dec. 2017.
- [\[12\]](#page-2-12) E. Cope et al., "A 2×20 W 0.0013% THD+N class-D audio amplifier with consistent performance up to maximum power level," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 56–58.
- [\[13\]](#page-2-13) W.-H. Sun, S.-H. Chien, and T.-H. Kuo, "A 121 dB DR, 0.0017% THD+N, $8 \times$ jitter-effect reduction digital-input class-D audio amplifier with supply-voltage-scaling volume control and series-connected DSM," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 65, Feb. 2022, pp. 486–488.
- [\[14\]](#page-2-14) A. Matamura et al., "An 82-mW $\Delta \Sigma$ -based filter-less class-D headphone amplifier with -93-dB THD+N, 113-dB SNR, and 93% efficiency,' *IEEE J. Solid-State Circuits*, vol. 56, no. 12, pp. 3573–3582, Dec. 2021.
- [\[15\]](#page-2-15) J.-M. Liu, S.-H. Chien, and T.-H. Kuo, "A 100 W 5.1-channel digital class-D audio amplifier with single-chip design," *IEEE J. Solid-State Circuits*, vol. 47, no. 6, pp. 1344–1354, Jun. 2012.
- [\[16\]](#page-2-16) M. Wang, X. Jiang, J. Song, and T. L. Brooks, "A 120 dB dynamic range 400 mW class-D speaker driver with fourth-order PWM modulator," *IEEE J. Solid-State Circuits*, vol. 45, no. 8, pp. 1427–1435, Aug. 2010.
- [\[17\]](#page-2-17) T. Ido, S. Ishizuka, L. Risbo, F. Aoyagi, and T. Hamasaki, "A digital input controller for audio class-D amplifiers with 100 W 0.004% THD+N and 113 dB DR," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2006, pp. 1366–1375.
- [\[18\]](#page-2-18) M. Berkhout, "Balancing efficiency, EMI, and application cost in class-D audio amplifiers," *Low-Power Analog Techniques, Sensors for Mobile Devices, and Energy Efficient Amplifiers: Advances in Analog Circuit Design 2018*, K. A. A. Makinwa, A. Baschirotto, and P. Harpe, Eds. Cham, Switzerland: Springer, 2019, pp. 315–337.
- [\[19\]](#page-3-2) H. Chandrakumar and D. Marković, "A 15.2-ENOB 5-kHz BW 4.5- μ W chopped CT $\Delta\Sigma$ -ADC for artifact-tolerant neural recording front ends," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3470–3483, Dec. 2018.
- [\[20\]](#page-3-3) H. Jiang, S. Nihtianov, and K. A. A. Makinwa, "An energy-efficient н. Jiang, S. Nintianov, and K. A. A. Makinwa, "An energy-emcient
3.7-nV/√Hz bridge readout IC with a stable bridge offset compensation scheme," *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 856–864, Mar. 2019.
- [\[21\]](#page-3-4) J. Huang and P. P. Mercier, "A 112-dB SFDR 89-dB SNDR VCObased sensor front-end enabled by background-calibrated differential pulse code modulation," *IEEE J. Solid-State Circuits*, vol. 56, no. 4, pp. 1046–1057, Apr. 2021.
- [\[22\]](#page-3-5) J. Huang and P. P. Mercier, "A 178.9-dB FoM 128-dB SFDR VCObased AFE for ExG readouts with a calibration-free differential pulse code modulation technique," *IEEE J. Solid-State Circuits*, vol. 56, no. 11, pp. 3236–3246, Nov. 2021.
- [\[23\]](#page-3-6) C. Pochet and D. A. Hall, "A pseudo-virtual ground feedforwarding technique enabling linearization and higher order noise shaping in VCObased ΔΣ modulators," *IEEE J. Solid-State Circuits*, vol. 57, no. 12, pp. 3746–3756, Dec. 2022.
- [\[24\]](#page-3-7) H. Zhang, M. Berkhout, K. A. A. Makinwa, and Q. Fan, "A 120.9 dB DR, -111.2 dB THD+N digital-input capacitively-coupled chopper class-D audio amplifier," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2023, pp. 54–56.
- [\[25\]](#page-4-2) S. Pavan, R. Schreier, and G. C. Temes, *Understanding Delta-Sigma Data Converters*. Piscataway, NJ, USA: IEEE Press, 2017.
- [\[26\]](#page-4-3) M. Berkhout, "An integrated 200-W class-D audio amplifier," *IEEE J. Solid-State Circuits*, vol. 38, no. 7, pp. 1198–1206, Jul. 2003.
- [\[27\]](#page-4-4) S. Billa, A. Sukumaran, and S. Pavan, "Analysis and design of continuous-time delta–sigma converters incorporating chopping," *IEEE J. Solid-State Circuits*, vol. 52, no. 9, pp. 2350–2361, Sep. 2017.
- [\[28\]](#page-4-5) R. Theertham and S. Pavan, "Unified analysis, modeling, and simulation of chopping artifacts in continuous-time delta-sigma modulators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 8, pp. 2831–2842, Aug. 2019.
- [\[29\]](#page-4-6) H. Zhang, N. N. M. Rozsa, M. Berkhout, and Q. Fan, "A chopper class-D amplifier for PSRR improvement over the entire audio band," *IEEE J. Solid-State Circuits*, vol. 57, no. 7, pp. 2035–2044, Jul. 2022.
- [\[30\]](#page-5-5) R. Schreier. *Delta Sigma Toolbox*. Accessed: Feb. 23, 2020. [Online]. Available: https://www.mathworks.com/matlabcentral/fileexchange/19 delta-sigma-toolbox
- [\[31\]](#page-5-6) K. Lim Chan, N. Rakuljic, and I. Galton, "Segmented dynamic element matching for high-resolution digital-to-analog conversion," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 11, pp. 3383–3392, Dec. 2008.
- [\[32\]](#page-5-7) C. Venerus, J. Remple, and I. Galton, "Simplified logic for tree-structure segmented DEM encoders," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 11, pp. 1029–1033, Nov. 2016.
- [\[33\]](#page-5-8) E. van Tuijl, J. van der Homberg, D. Reefman, C. Bastiaansen, and L. van der Dussen, "A 128 fs multi-bit $\Sigma \Delta$ CMOS audio DAC with real-time DEM and 115 dB SFDR," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2004, pp. 368–369.
- [\[34\]](#page-5-9) S.-H. Wen, C.-H. Hsiao, S.-H. Chien, Y.-C. Chen, K.-H. Chen, and K.-D. Chen, "A −117 dBc THD (−132 dBc HD3) and 126 dB DR audio decoder with code-change-insensitive RT-DEM algorithm and circuit technique for relaxing velocity saturation effect of poly resistors," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 65, Feb. 2022, pp. 482–484.
- [\[35\]](#page-5-10) R. Adams and K. Q. Nguyen, "A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1871–1878, Dec. 1998.
- [\[36\]](#page-5-11) J. Steensgaard, "High-performance data converters," Ph.D. thesis, Dept. Inf. Technol., Tech. Univ. Denmark, Lyngby, Denmark, 1999.
- [\[37\]](#page-5-12) L. Risbo, R. Hezar, B. Kelleci, H. Kiper, and M. Fares, "Digital approaches to ISI-mitigation in high-resolution oversampled multilevel D/A converters," *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2892–2903, Dec. 2011.
- [\[38\]](#page-5-13) J. Steensgaard, "High-resolution mismatch-shaping digital-to-analog converters," in *Proc. ISCAS*, May 2001, pp. 516–519.
- [\[39\]](#page-8-5) B. Razavi, *Design of Analog CMOS Integrated Circuits*, 2nd ed. New York, NY, USA: McGraw-Hill, 2016.
- [\[40\]](#page-8-6) Y. Gong and R. L. Geiger, "Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 7, pp. 585–595, Jul. 2000.
- [\[41\]](#page-9-6) ASE. *3.3V CMOS Compatible 3.2*×*2.5 mm SMD Crystal Oscillator*. Accessed: Jun. 29, 2023. [Online]. Available: https://nl.mouser. com/datasheet/2/3/ASEseries-38758.pdf
- [\[42\]](#page-10-13) Analog Devices. *SSM3582A 2*×*, 31.76 W, Digital Input, Filterless Stereo Class D Audio Amplifier*. Accessed: Dec. 30, 2022. [Online]. Available: https://www.analog.com/media/en/technical-documentation/ data-sheets/ssm3582a.pdf
- [\[43\]](#page-10-14) Cirrus Logic. *CS35L45 Boosted 15 Volt Mono Class D Amplifier* + *Class H Boost Converter With Integrated DSP*. Accessed: Jul. 12, 2023. [Online]. Available: https://statics.cirrus.com/pubs/ proBulletin/CS35L45_Product_Bulletin.pdf

Huajun Zhang (Graduate Student Member, IEEE) received the B.E. degree in electrical and computer engineering from Shanghai Jiao Tong University, Shanghai, China, in 2015, and the B.S.E. and M.S. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2015 and 2017, respectively. He is currently pursuing the Ph.D. degree with the Delft University of Technology, Delft, The Netherlands.

In 2016, he joined Analog Devices Inc., Wilmington, MA, USA, as an Analog/Mixed-Signal

Design Intern. From May 2017 to February 2019, he was a Mixed Signal Design Engineer with Analog Devices Inc., Norwood, MA, USA. He joined the Electronic Instrumentation Laboratory, Delft University of Technology, in March 2019. He holds one U.S. patent. His technical research interests include precision analog circuits, class-D audio amplifiers, and ultralow-power data converters.

Mr. Zhang received the IEEE Solid-State Circuits Society Predoctoral Achievement Award in 2023, the Analog Devices IEEE International Solid-State Circuits Conference (ISSCC) Student Designer Award in 2022, and the ESSCIRC Best Student Paper Award in 2021.

Marco Berkhout (Member, IEEE) received the M.Sc. degree in electrical engineering and the Ph.D. degree from the University of Twente, Enschede, The Netherlands, in 1992 and 1996, respectively.

From 1996 to 2019, he was with Philips/NXP Semiconductors, Nijmegen, The Netherlands. He is currently a fellow with Goodix Technologies, Nijmegen. His main interests are class-D amplifiers (CDAs) and integrated power electronics.

Dr. Berkhout currently serves as a member for the Technical Program Committee of the International

Solid-State Circuits Conference (ISSCC). He was a member of the technical program committees of the European Solid-State Circuits Conference (ESSCIRC) from 2008 to 2018 and the ISSCC from 2013 to 2016. He received the 2002 ESSCIRC Best Paper Award. He was a Plenary Invited Speaker on audio at low and high powers at the 2008 ESSCIRC.

Kofi A. A. Makinwa (Fellow, IEEE) received the B.Sc. and M.Sc. degrees from Obafemi Awolowo University, Ife, Nigeria, in 1985 and 1988, respectively, the M.E.E. degree from the Philips International Institute, Eindhoven, The Netherlands, in 1989, and the Ph.D. degree from the Delft University of Technology, Delft, The Netherlands, in 2004.

From 1989 to 1999, he was a Research Scientist with Philips Research Laboratories, Eindhoven, The Netherlands. Since 1999, he has been with the Delft University of Technology, where he is an

Antoni van Leeuwenhoek Professor and the Head of the Microelectronics Department. His research interests include the design of mixed-signal circuits, sensor interfaces, and smart sensors. This has led to 20+ books, 350+ technical articles, and 30+ patents.

Dr. Makinwa is a member of the Royal Netherlands Academy of Arts and Sciences. He was the Analog Subcom Chair of the IEEE International Solid-State Circuits Conference (ISSCC), and has served on the program committees for several other IEEE conferences. He was a Distinguished Lecturer of the Solid-State Circuits Society and an Elected Member of its Adcom. He is currently on the Executive Committee of the VLSI Symposium and is a Co-Organizer of the Advances in Analog Circuit Design (AACD) Workshop and the IEEE Sensor Interfaces Meeting (SIM). He was a co-recipient of 18 best paper awards from the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC), IEEE International Solid-State Circuits Conference (ISSCC), VLSI symposium, and among others. At the 70th anniversary of ISSCC, he was recognized as its top contributor.

Qinwen Fan (Senior Member, IEEE) received the B.Sc. degree in electronic science and technology from Nankai University, Tianjin, China, in 2006, and the M.Sc. degree (cum laude) in microelectronics and the Ph.D. degree from the Delft University of Technology, Delft, The Netherlands, in 2008 and 2013, respectively.

From October 2012 to May 2015, she worked at Maxim Integrated Products, Delft. From June 2015 to January 2017, she worked at Mellanox, Delft. Since 2017, she has been with the Delft University

of Technology, where she is currently an Assistant Professor at the ECTM. She has authored or coauthored more than 20 top scientific articles including the International Solid-State Circuits Conference (ISSCC), Symposium on VLSI Circuits (VLSI), *Journal of Solid-State Circuits* (JSSC), and APEC. She also holds multiple patents with industrial partners including ADI, ASML, and Infineon. Her current research interests include precision analog, high-performance class-D audio amplifiers, smart power inverters in wide bandgap semiconductors, low-power dc–dc converters for energy harvesters, and low-power circuits for the Internet of Things (IoT) nodes.

Dr. Fan serves as an Associate Editor for the *Open Journal of the Solid-State Circuits Society* (OJ-SSCS), a TPC Member for the International Solid-State Circuits Conference (ISSCC), VLSI Symposium on Technology and Circuits, and European Solid-State Circuits Conference (ESSCIRC). She is also a Distinguished Lecturer of the SSCS Society.