

**Delft University of Technology** 

# Aging and Sintered Layer Defect Detection of Discrete MOSFETs Using Frequency Domain Reflectometry Associated With Parasitic Resistance

Yun, Minghui; Yang, Daoguo; Cai, Miao; Yan, Haidong; Yu, Jiabing; Liu, Mengyuan; He, Siliang; Zhang, Guoqi

DOI 10.1109/TDMR.2024.3363713

Publication date 2024 Document Version Final published version Published in IEEE Transactions on Device and Materials Reliability

Citation (APA)

Yun, M., Yang, D., Cai, M., Yan, H., Yu, J., Liu, M., He, S., & Zhang, G. (2024). Aging and Sintered Layer Defect Detection of Discrete MOSFETs Using Frequency Domain Reflectometry Associated With Parasitic Resistance. *IEEE Transactions on Device and Materials Reliability*, *24*(1), 129-141. https://doi.org/10.1109/TDMR.2024.3363713

#### Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

### Green Open Access added to TU Delft Institutional Repository

### 'You share, we take care!' - Taverne project

https://www.openaccess.nl/en/you-share-we-take-care

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

# Aging and Sintered Layer Defect Detection of Discrete MOSFETs Using Frequency Domain Reflectometry Associated With Parasitic Resistance

Minghui Yun<sup>®</sup>, Daoguo Yang<sup>®</sup>, Miao Cai<sup>®</sup>, Haidong Yan, Jiabing Yu, Mengyuan Liu, Siliang He, and Guoqi Zhang<sup>®</sup>, *Fellow, IEEE* 

Abstract—Metal-oxide-semiconductor field-effect transistors (MOSFETs) undergo fatigue degradation under high thermal and electrical stresses. This process results in changes in their parasitic parameters, which can be detected using frequency domain reflectometry (FDR). Frequency domain impedance analysis is employed to characterize the various quality states of Si and SiC MOSFETs obtained from accelerated aging experiments. Results demonstrate a consistent increase in parasitic resistance as the devices degrade. By determining the drain-source parasitic resistance at the self-resonant frequency  $(f_{SRF})$  and the drainsource on-resistance for MOSFETs with varying degradation degrees, positive linear numerical fitting equations (14)-(15) are established to predict MOSFET degradation under zero DC bias voltage. In addition, FDR technology is used to identify the drain parasitic resistance at the  $f_{SRF}$  of MOSFET samples with different sizes of defects in the sintered silver layer. These results reveal a positive correlation between the quality of the sintered silver layer and  $R_{D}$  SRF. The proposed approach is an effective quality screening technology for power semiconductor devices without requiring power-on treatment.

*Index Terms*—MOSFET, aging degradation, sintered silver layer, defect, two-port network, parasitic resistance.

Manuscript received 14 December 2023; revised 28 January 2024; accepted 5 February 2024. Date of publication 8 February 2024; date of current version 8 March 2024. This work was supported in part by the National Natural Science Foundation of China under Grant 62264003; in part by the Innovation-Driven Development Project of Guangxi Province under Grant GuikeAA21077015; in part by the National Natural Science Foundation of Guangxi under Grant 2023GXNSFAA026188; in part by the Science and Technology Planning Project of Guangxi under Grant Guike AD20297022; and in part by the Science Research and Technology Development Program of Guilin under Grant 2021007-2, Grant 20210210-2, and Grant 20210205-4. (*Corresponding author: Daoguo Yang.*)

Minghui Yun, Daoguo Yang, Miao Cai, Haidong Yan, Mengyuan Liu, and Siliang He are with the School of Mechanical and Electrical Engineering, Guilin University of Electronic Technology, Guilin 541004, China (e-mail: daoguo\_yang@163.com).

Jiabing Yu is with the Laboratory of Optoelectronic Technology and Systems, Education Ministry of China, and the College of Optoelectronic Engineering, Chongqing University, Chongqing 400044, China.

Guoqi Zhang is with the Delft Institute of Microsystems and Nanoelectronics (Dimes), Delft University of Technology, 2628 CD Delft, The Netherlands.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TDMR.2024.3363713.

Digital Object Identifier 10.1109/TDMR.2024.3363713

#### I. INTRODUCTION

OWER converters are the core components responsible **F** for power conversion in electronic systems. They are widely used in various industrial and consumer applications, such as new energy vehicles (motor drives system), smart grids (wind power, photovoltaic converters, and flexible DC converter stations), urban rail transit (traction converters), and energy conservation and environmental protection (variablefrequency drive). The metal-oxide-semiconductor field-effect transistor (MOSFET) is a critical component in power conversion systems. It encounters the demanding requirements of power converters, which necessitates its ability to withstand mechanical and thermoelectrical stresses while maintaining high reliability during long-term periodic operation. The trend toward increasing power density and efficiency in power electronic converters demands higher switching frequencies for power semiconductor devices. Emerging wide-bandgap SiC power devices have been developed to address this requirement [1], [2]. However, their ultra-fast switching characteristics (i.e., high dv/dt or di/dt) can result in severe adverse effects on the devices in practical applications, such as device breakdown, open circuits, material degradation, and bond wire fractures. All these factors lead to failures. Currently, power semiconductor devices have emerged as the most vulnerable components in power converters, and they account for nearly 31% of failures in power electronic systems due to power semiconductor degradation [3]. Consequently, enhancing the reliability of MOSFETs has initiated a surging interest, which facilitates significant research efforts in the development of degradation detection techniques.

Estimating the reliability of MOSFETs has been the subject of numerous studies in recent literature. These approaches can be categorized into three classes according to the type of degradation models used: the degradation precursorbased approach, morphology characteristic-based approach, and reflectometry signal-based approach. The quality status of MOSFET devices is typically assessed by directly identifying changes in electrical parameters between one or two terminals, which are known as precursor parameters. Commonly used degradation precursors include gate-source threshold voltage

1530-4388 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Power MOSFET: (a) Cross-section of a power MOSFET. (b) MOSFET small-signal equivalent circuit model in the form of capacitor delta-connection. (c) MOSFET small-signal equivalent circuit model in the form of capacitor star-connection.

 $(V_{\text{GE(TH)}})$  [4], gate leakage current  $(I_{\text{G}})$  [5], on-resistance  $(R_{\text{DS(on)}})$  [6], drain-source current  $(I_{\text{D}})$  [7], short circuit current  $(I_{SC})$  [8], junction temperature  $(T_j)$  [9], the thermal resistance from junction to case  $(R_{\text{th}})$  [10], turn-on time  $(t_{\text{on}})$ , and turn-off time  $(t_{off})$  [11]. However, accuracy in measuring degradation precursors such as R<sub>DS(on)</sub>, V<sub>GE(TH)</sub>, I<sub>D</sub>, I<sub>SC</sub>, and  $R_{\rm th}$  heavily relies on the die's  $T_{\rm j}$ . Unfortunately,  $T_{\rm j}$  cannot be directly measured, which causes difficulty in controlling stable junction temperature. Moreover, measurement accuracy  $(I_G \text{ and } R_{DS(on)})$  can be affected by changes in bus voltage and current, which requires strict test condition control. The switching duration of the MOSFET  $(t_{on}, t_{off})$  can provide aging information related to gate degradation. However, accurately capturing these changes requires a high-resolution detection circuit with a high-frequency pulse width-modulated signal. Morphology characteristic-based approaches include thermal imaging technology (eddy current pulse thermal imaging and infrared imaging) [12], [13] and structural imaging (X-ray imaging, ultrasound imaging, and industrial computerized tomography) [14], [15]. Thermal imaging detects potential defects by monitoring changes in the temperature field distribution at the target location, but it necessitates opening the plastic enclosure, which compromises structural integrity. Structural imaging examines bond wire and solder layer quality by analyzing echo information from pulse signals, but the penetration ability of the pulse ray is easily affected by the degradation of other material layers. The reflectometry signal-based approach is a novel method for aging detection associated with MOSFETs [16], [17], [18], [19], [20]. It utilizes a high-frequency modulated signal as the incident wave and can determine MOSFETs' aging based on impedance changes by analyzing the reflected signal. However, this approach can only estimate power device aging when it is in the on-state, and the response results and sensitivities vary depending on drain-source currents and incident signal frequencies. This limitation poses challenges in accurately detecting small impedance changes in MOSFETs.

This study proposes a novel approach for evaluating MOSFET degradation by identifying changes in parasitic resistance. Degradation induces impedance variations in various types of devices, including power devices, which makes this characteristic usable to assess MOSFET reliability. Frequency domain reflectometry (FDR) is employed to characterize impedance variations. MOSFETs can be regarded as second-order RLC circuits, which consist of independent inductances, capacitances, and resistances in series, with the constructed equivalent circuit conforming to a two-port network model. Consequently, a specifically designed twoport network measurement system is utilized to accurately characterize the frequency domain impedance of the MOSFET. The rapid assessment of MOSFET quality is achievable by formulating a mapping model that associates alterations in parasitic resistance with MOSFET aging degradation and sintered silver layer defects. This approach presents considerable potential for quality screening of power devices in practical applications, which eliminates the necessity for power-on treatment.

#### **II. METHODOLOGIES**

#### A. MOSFET Small-Signal Equivalent Circuit

The diagram in Fig. 1(a) illustrates the cross-sectional structure of a half vertical-diffused MOSFET, along with annotations indicating the physical structures responsible for creating parasitic elements [21]. MOSFETs can be represented as voltage-controlled current sources consisting of constant and variable active components, internal parasitic capacitances, resistances, and inductances. Fig. 1(b) shows the small-signal equivalent circuit based on the physical structure of the MOSFET, including drain-source capacitance ( $C_{\rm DS}$ ), gate-source capacitances are considered second-order *RC* circuits formed by a combination of parasitic capacitance and equivalent series resistance (*ESR*) in frequency impedance measurement. Each internal capacitance can be converted



Fig. 2. Schematic of the FDR system for characterizing a MOSFET.

into a star-connection ( $C_{\rm GD}$ ,  $C_{\rm DS}$ , and  $C_{\rm GS}$ ) using (1)–(3) to comply with a standard two-port network form for solving frequency domain impedance [22]. The simplified MOSFET small-signal equivalent circuit in the form of capacitor starconnection is shown in Fig. 1(c), where  $R_{\rm S} = ESR_{\rm S} + R_{\rm S\_ext}$ ,  $R_{\rm G} = ESR_{\rm G} + R_{\rm G\_ext}$ , and  $ESR_{\rm D} = ESR_{\rm D} + R_{\rm D\_ext}$ . The effective channel length of the MOSFET is controlled by the gate-source voltage  $V_{\rm GS}$ . If  $V_{\rm GS} > V_{\rm GS(TH)}$ , then the MOSFET is fully conductive, with  $R_{\rm DS} = \Delta V_{\rm DS} / \Delta I_{\rm D}$ .

$$C_{\rm GS} = (C_G \cdot C_S) / (C_G + C_D + C_S),$$
 (1)

$$C_{\rm GD} = (C_G \cdot C_D) / (C_G + C_D + C_S),$$
 (2)

$$C_{\rm DS} = (C_D \cdot C_S) / (C_G + C_D + C_S).$$
 (3)

#### B. Fundamentals of FDR

Time domain reflectometry (TDR) and FDR are prevalent reflectometry methods. TDR excels at detecting significant impedance mismatches, such as open or short circuit faults. However, noise and interference can affect its recognition capabilities for minor impedance variations [23]. FDR utilizes swept-frequency signals across a broad frequency range, which is typically from kilohertz (kHz) to gigahertz (GHz). It allows the extraction of magnitude and phase of reflected signals to identify impedance anomalies or minor changes at specific frequencies. A block diagram of FDR is shown in Fig. 2. Several stepped-frequency sine waves are transmitted along the transmission line. When encountering an impedance discontinuity, a portion of the signal is reflected to the source, while the rest continues along the line. By analyzing the ratios of incident, reflected, and transmitted signals, the S-parameters of the MOSFET can be determined and subsequently transformed into frequency domain impedance.

Similar to TDR, FDR characterizes impedance mismatches along a transmission path by analyzing the reflection coefficient ( $\Gamma_L$ ) and the transmission coefficient ( $T_L$ ).  $\Gamma_L$  and  $T_L$ can be expressed as

$$\Gamma_{\rm L} = \frac{V_{\rm reflected}}{V_{\rm incident}} = \frac{Z_{\rm L} - Z_0}{Z_{\rm L} + Z_0} \tag{4}$$

$$T_{\rm L} = \frac{V_{\rm transmitted}}{V_{\rm incident}} = 1 + \Gamma_{\rm L} = \frac{2Z_{\rm L}}{Z_{\rm L} + Z_0}.$$
 (5)

Here,  $Z_O$  represents the characteristic impedance of the cable connecting the source and the MOSFET, and  $Z_L$  is the discontinuity impedance. For capacitors, *ESR* increases as aging time progresses [24], [25]. A similar phenomenon occurs in MOSFETs [16], [17], [18], [19], [20], which have



Fig. 3. Method for extracting parasitic parameters: (a) Two-port network representation of a MOSFET under zero biasing conditions, where each of the MOSFET Z-parameters  $Z_{11}$ ,  $Z_{12}$ ,  $Z_{21}$ , and  $Z_{22}$  demonstrates a second-order *RLC* circuit, (b) Impedance magnitude and phase curves of the MOSFET, (c) Equivalent representation of the two-port network for a MOSFET at low frequency, (d) Equivalent representation of the two-port network for a MOSFET at the self-resonant frequency, (e) Equivalent representation of the two-port network for a MOSFET at high frequency.

three capacitances ( $C_{GS}$ ,  $C_{GD}$ , and  $C_{DS}$ ) that can be affected by aging-related damages, such as gate oxide degradation, aluminum pad metallization reconstruction, and Kirkendall void formation at bond-pad and pad-attach interfaces. Aging degradation can be equivalent to additional series resistances in the source-drain loop circuit, which increases *ESR* and  $R_{DS(on)}$ . These changes are reflected in the equivalent impedance between the drain and source terminals ( $Z_{DS}$ ). The difference between a healthy and an aged MOSFET can be expressed as (6).

$$\left| Z_{\rm DS\_Hea} - Z_{\rm DS\_Age} \right| = \Delta Z_{\rm DS}. \tag{6}$$

where  $Z_{DS\_Hea}$ ,  $Z_{DS\_Age}$ , and  $\Delta Z_{DS}$  represent the equivalent impedances of a healthy and aged MOSFET and their difference, respectively.

FDR characterizes impedance changes by measuring the amplitude and phase values of reflected or transmitted signals at different frequencies, with high resolution to identify the small impedance changes ( $\Delta Z_{DS}$ ) caused by MOSFET aging.

#### C. Parasitic Resistance Extraction Based on FDR

The Z-impedance curves  $(Z_{11}, Z_{12}, Z_{21}, Z_{22})$  of a typical MOSFET are displayed in Fig. 3. At the high frequency  $(f_{\text{High}})$ , the impedance phase angle is approximately 90°, which indicates that the inductive reactance due to parasitic inductance dominates. The equivalent circuit model is simplified to Fig. 3(e), with  $Z_{\text{High}} = w \times L$ , for calculating L. The MOSFET frequency response exhibits a minimum impedance point, and the phase angle is 0° at the self-resonant frequency  $(f_{\text{SRF}})$  [26], as illustrated in Fig. 3(d). Consequently, the MOSFET exhibits resistive behavior, with  $Z_{\text{SRF}} = R$ . If L and  $f_{\text{SRF}}$  are extracted, then the parasitic capacitance C can be swiftly determined using the expression  $w_{\text{SRF}} = \frac{1}{\sqrt{L \times C}}$ .

The MOSFET two-port network model is shown in Fig. 3(a), with the source, drain, and gate terminal connected



Fig. 4. Two-port network measurement system utilizing a specially designed test fixture to connect the discrete MOSFET to the VNA.

to the vector network analyzer (VNA) Ports 1, 2, and Ground, respectively. Initially, the *S*-parameters of a discrete MOSFET are measured over a frequency range of 10–300 MHz and then converted into *Z*-parameters ( $Z_{11}$ ,  $Z_{12}$ ,  $Z_{21}$ ,  $Z_{22}$ ). *Z*-parameters can be represented using the expressions (7)–(9), shown at the bottom of the page. The parasitic inductances  $L_S$ ,  $L_G$ , and  $L_D$ , parasitic resistances  $R_S$ ,  $R_G$ , and  $R_D$ , and parasitic capacitances  $C_{GS}$ ,  $C_{DS}$ , and  $C_{GD}$  can be calculated from  $Z_{meas}$ .

The measurement setup of a two-port network is shown in Fig. 4. A printed circuit board (PCB) test fixture is designed to connect the MOSFET terminals to the VNA ports. The measurement plane shifts from the device port to both ends of the testing fixture due to the inclusion of the test fixture. This shift introduces additional parasitic parameters that can affect measurement accuracy. Calibration techniques are employed to counteract the influence of these parasitic parameters [27]. A Keysight 80502D calibration kit performs a Short-Open-Load de-embedding procedure. In addition, a new "Through" PCB calibration procedure. This procedure extends the measurement plane closer to the MOSFET plane.

#### **III. EXPERIMENTAL RESULTS AND DISCUSSION**

## A. Parasitic Parameter Extraction Verification for MOSFETs in TO-247

In this study, a 400 V N-Channel IRFP340 Si-MOSFET and a 1200 V N-Channel C2M0160120D SiC-MOSFET in a TO-247 package are selected to verify the accuracy of the parasitic resistance extraction approach and perform aging experiments. MOSFETs are installed on the designed testing fixture to connect to the VNA, which allows the extraction of Z-parameters in the frequency range of 10–300 MHz. Using the calculation approach described in Section II-B, all parasitic parameter values in the small-signal equivalent circuit model of Si-MOSFET and SiC-MOSFET are characterized from the obtained Z-parameters. After the parasitic parameters are extracted, they are incorporated into the constructed MOSFET two-port network model for simulation in the Advanced Design System (ADS). If the simulation results align well with the experimental data, then the effectiveness of the established small-signal equivalent circuit and the derived method for parasitic parameter extraction is confirmed. The resonance frequency expression  $w_{\text{SRF}} = \frac{1}{\sqrt{L \times C}}$  indicates that the size of  $f_{\text{SRF}}$  is inversely proportional to the product of parasitic inductance L and parasitic capacitance C. Parasitic inductance L is determined by the length of the current transmission path. In the TO-247 packaging structure, using the same metal packaging framework for C2M0160120D and IRFP340 results in their similar parasitic inductance values. Therefore, C determines  $f_{SRF}$ . The critical breakdown field of SiC is 10 times that of Si. Thus, SiC devices can significantly reduce chip sizes when compared with Si devices at equivalent power levels. This reduction leads to lower parasitic capacitance. According to the datasheets provided by the packaging manufacturers for C2M0160120D and IRFP340, their respective output capacitances  $C_{\rm iss}$  ( $C_{\rm GD}$  +  $C_{\rm GS}$ ) at 1 MHz are 525 and 4500 pF, which clearly indicates the smaller junction capacitance of SiC-MOSFET. Consequently, the resonance frequency of C2M0160120D is higher than that of IRFP340, which results in faster switching speeds. Fig. 5 displays the frequency response curves of the Z-parameters obtained from ADS simulation and VNA experimental measurement. The resonant frequencies of each impedance curve  $(Z_{11}, Z_{12}, Z_{21}, \text{ and } Z_{22})$ for the C2M0160120D SiC-MOSFET are approximately twice as high as those of the IRFP340 Si-MOSFET. The traditional high-precision impedance analyzer, which is commonly employed, encounters challenges associated with impedance matching. Thus, the measurement frequencies are restricted to a maximum of 120 MHz. However, the two-port network measurement method proposed in this study circumvents the limitations imposed by measurement frequencies. This method is particularly well suited for the impedance characterization of SiC and GaN high-frequency devices, which allows for a swift evaluation of the switching characteristics and quality of the chip through the characterization of  $f_{SRF}$ . For the IRFP340 Si-MOSFET, the red dash-dotted lines (ADS simulation) agree well with the black solid lines (VNA measurement) for Z-parameters  $Z_{11}, Z_{12}, Z_{21}$ , and  $Z_{22}$ . Similarly, the green dashdotted lines and the blue solid lines exhibit high consistency for each Z-parameter of the C2M0160120D SiC-MOSFET.

$$\begin{bmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22} \end{bmatrix} = \begin{bmatrix} R_{\rm S} + R_{\rm G} + j\omega(L_{\rm S} + L_{\rm G}) + \frac{-1}{j\omega C_{\rm S}} + \frac{-1}{j\omega C_{\rm G}} & R_{\rm G} + j\omega L_{\rm G} + \frac{-1}{j\omega C_{\rm G}} \\ R_{\rm G} + j\omega L_{\rm G} + \frac{-1}{j\omega C_{\rm G}} & R_{\rm D} + R_{\rm G} + j\omega L_{\rm G} + L_{\rm D} + \frac{-1}{j\omega C_{\rm D}} + \frac{-1}{j\omega C_{\rm G}} \end{bmatrix},$$
(7)

$$\begin{bmatrix} R_{\rm S} + R_{\rm G} & R_{\rm G} \\ R_{\rm G} & R_{\rm D} + R_{\rm G} \end{bmatrix} = \begin{bmatrix} realZ_{11} & realZ_{12} \\ realZ_{21} & realZ_{21} \end{bmatrix},\tag{8}$$

$$\begin{bmatrix} j\omega(L_{\rm S}+L_{\rm G}) + \frac{-1}{j\omega C_{\rm S}} + \frac{-1}{j\omega C_{\rm G}} & j\omega L_{\rm G} + \frac{-1}{j\omega C_{\rm G}} \\ j\omega L_{\rm G} + \frac{-1}{j\omega C_{\rm G}} & j\omega L_{\rm G} + L_{\rm D} + \frac{-1}{j\omega C_{\rm D}} + \frac{-1}{j\omega C_{\rm G}} \end{bmatrix} = \begin{bmatrix} imag Z_{11} & imag Z_{12} \\ imag Z_{21} & imag Z_{21} \end{bmatrix}.$$
(9)



Fig. 5. Z-parameters obtained from VNA measurement and ADS simulation.

Consequently, the experimental results demonstrate that the proposed two-port network extraction approach is suitable for characterizing the parasitic parameters of the discrete MOSFET.

#### B. Aging Estimation With Parasitic Resistance

Prolonged exposure to high temperatures can lead to degradation of the oxide layer, aluminum pad, solder layer, and bond wires of the MOSFET due to various factors, such as electrical and thermal-mechanical stress. This degradation, which includes oxide deterioration, aluminum pad metallization reconstruction, solder layer lamination, and bond wire failure, increases  $R_{\text{DS(on)}}$  [6], [28], [29], [30]. Therefore,  $R_{\text{DS(on)}}$  is considered to be an important aging indicator in power MOSFETs. The block diagram of the accelerated aging setup is presented in Fig. 6. The acceleration of MOSFET degradation is achieved by controlling the chip junction temperature  $(T_i)$ . However, the chip is encapsulated in epoxy molding compound (EMC), which hinders direct measurement of  $T_i$ . For TO-247 packaged MOSFETs, heat primarily dissipates through the thermal path of "chip-solder layer-Cu baseplate," with the Cu baseplate temperature closest to the chip junction temperature. A 3D model is established based on the physical structure of the MOSFET and imported into the Ansys-Icepak for simulation. According to the aging experiment, the simulation boundary conditions are set as follows: 1) Chip power dissipation  $P_{chip} = 3.6$  W, 2) Ambient temperature  $T_{chamber} = 100$  °C, and 3) Natural convection heat transfer. The simulation results in Fig. 6 show that, compared with the surface temperature of the EMC ( $T_{EMC} = 209$  °C), the temperature of point A on the baseplate ( $T_A = 217$  °C) is closer to the chip junction temperature ( $T_j = 220$  °C). Therefore, point A on the surface of the exposed baseplate in the environment is selected as the temperature collection point, and  $T_j$  is reflected by measuring  $T_A$ . This approach facilitates real-time monitoring and feedback control of aging degradation temperature and  $R_{DS(on)}$  measurement temperature.

The MOSFETs, namely, IRFP340 Si-MOSFET and C2M0160120D SiC-MOSFET, are placed in a temperature chamber to undergo accelerated aging tests. A k-type thermocouple is attached to the testing point A on the surface of the MOSFET baseplate to monitor the temperature during the aging procedure. The schematics of the  $R_{DS(on)}$  test system and the two-port network S-parameter test system are depicted in Fig. 7. The extraction conditions for  $R_{DS(on)}$  are based on the IRFP340 Si-MOSFET and C2M0160120D SiC-MOSFET device datasheets. For IRFP340,  $V_{GS}$  is set to 10 V, and  $I_D$  is selected to be 2.0 A. Meanwhile, for C2M0160120D,  $V_{GS}$  is set to 15 V, and  $I_D$  is selected to



Fig. 6. Block diagram of an experimental scheme characterizing the correlation between  $R_{DS(on)}$  and  $R_{DS\_SRF}$  of Si-MOSFETs and SiC-MOSFETs after aging.



Fig. 7. Schematic of  $R_{DS(on)}$  test system and two-port network S-parameter test system: (a)  $R_{DS(on)}$  is measured by the data acquisition system under consistent measurement conditions, (b) Parasitic resistance  $R_{DS}$  sref is extracted from a two-port network measurement system.

be 3.0 A. According to the requirements of the datasheet provided by the packaging manufacturer, the  $R_{DS(on)}$  value at 25 °C is determined as an indicator of device degradation. Using high-temperature thermal adhesive, the MOSFETs are affixed onto the heatsink of the liquid circulation cooling system. Power is applied to the MOSFET according to the set voltage and current test parameters. After a period of time, thermal equilibrium is reached by the MOSFET baseplate and chip. At this stage, the liquid cooling system is regulated by collecting temperature feedback from test point A to ensure that the junction temperature of the MOSFET remains stable at (25±0.1) °C during the  $R_{DS(on)}$  extraction process.  $R_{DS(on)}$ is calculated using  $V_{\text{DS}}$  and  $I_{\text{D}}$ , with  $R_{\text{DS(on)}} = V_{\text{DS}} / I_{\text{D}}$ . The failure threshold for power MOSFETs is a 25% increase in  $R_{\rm DS(ON)}$ . It is calculated as the ratio of the change in  $R_{\rm DS(ON)}$ to the initial  $R_{DS(ON)}$ , which serves as an indicator of failure degradation [17].

The IRFP340 Si-MOSFET is placed in a temperature chamber at 100 °C. An effective  $V_{\rm GS}$  ( $V_{\rm GS} > V_{\rm GS(TH)}$ ) is applied across the G-S terminals to turn on the MOSFET completely. A constant  $I_{\rm D_aged}$  is applied across the D–S terminals to generate the desired power stress for accelerating device degradation. Three different aging currents,  $I_{\rm D_aged}$ (1.65 A, 1.77 A, and 1.83 A), are applied to the Si-MOSFETs (samples M1, M2, and M3) to generate different sustained thermal stresses ( $T_{\rm aged}^{\rm Si-1} \approx (210\pm2)$  °C, ( $T_{\rm aged}^{\rm Si-2} \approx (225\pm3)$ °C, and ( $T_{\rm aged}^{\rm Si-3} \approx (240\pm3)$  °C). The  $R_{\rm DS(on)}$  and S-parameters of aged Si-MOSFETs are measured every 5 h.

SiC-MOSFET requires a thinner gate oxide layer than Si-MOSFET to achieve a reasonable threshold voltage. Applying a gate bias voltage of approximately 20 V results in an intrinsic electric field of 5 MV/cm in the SiO<sub>2</sub> layer of SiC-MOSFET. Under the same conditions, the intrinsic electric field of Si-MOSFET is only 3MV/cm. Therefore, the SiC-MOSFET is



Fig. 8. Curves of  $\Delta R_{DS_m}$  within the frequency domain measurement range after different aging times: (a) IRFP340 Si-MOSFET M2, (b) C2M0160120D SiC-MOSFET M4.

more prone to time-dependent dielectric breakdown under gate bias states, especially in high-temperature environments. No gate bias voltage is applied during the aging of SiC MOSFETs as a preventive measure; instead, only thermal stress is utilized. For C2M0160120D SiC-MOSFETs, samples M4 and M5 are aged in a temperature chamber at 220 °C, and samples M6 and M7 are aged in a temperature chamber at 240 °C. The  $R_{DS(on)}$ and *S*-parameter of aged SiC-MOSFETs are measured every 10 h. To visually observe the changes in source-drain parasitic resistances  $R_{DS}$  within the measurement frequency range of 10–300 MHz, (8) can be reformulated into the following form:

$$R_{\text{DS}} = R_{\text{S}} + R_{\text{D}}$$
(10)  
=  $real(Z_{11}) + real(Z_{22}) - real(Z_{12})real(Z_{21}),$   
$$\Delta R_{\text{DS} m} = R_{\text{DS} m} - R_{\text{DS} 0}.$$
(11)

where m is the cumulative aged time;  $R_{DS_m}$  is the aged source-drain parasitic resistance of the MOSFET after aging for m hours;  $R_{DS_0}$  is the initial drain-source parasitic resistance of the MOSFET before aging; and  $\Delta R_{DS_m}$  is the difference between  $R_{DS_m}$  and  $R_{DS_0}$ .

Si-MOSFET M2 and SiC-MOSFET M4 samples, which exhibit significant degradation in R<sub>DS(on)</sub> over aging times, are selected for analysis. The frequency domain impedance values of these devices are extracted after different aging times. After 20 h of cumulative thermal-electrical stress aging, the  $R_{DS(on)}$  of M2 shows degradation. When the cumulative aging time reaches 65 h, the  $R_{DS(on)}$  increases from the initial 0.3982  $\Omega$  to 0.5944  $\Omega$ , which represents an increase of nearly 50%. Therefore, the  $\Delta R_{DS_m}$  of M2 is calculated at each frequency point after aging for 20, 25, 35, 45, 50, 55, 60, and 65 h. Notably,  $\Delta R_{DS_m}$  calculations for 30 and 40 h of aging are not performed given that  $R_{DS(on)}$  insignificantly increased compared with 25 and 35 h of aging. Fig. 8(a) illustrates the  $\Delta R_{\rm DS \ m}$  curves of M3 after different aging times. The  $R_{\rm DS(on)}$ of SiC-MOSFETs is 0.150  $\Omega$ , which is only 1/3 of the  $R_{DS(on)}$ of IRFP340 Si-MOSFETs. Consequently, a change of less than 10 m $\Omega$  occurs under the same degree of degradation. Moreover, the increase in  $R_{DS(on)}$  caused by passive aging degradation under a single constant environmental thermal stress is slow. Data analysis is based on the  $R_{DS(on)}$  increment of more than 10 m $\Omega$  after each aging, and the Z-parameters of M4 are extracted after aging for 60, 70, 90, 110, 140, 160, and 170 h to calculate  $\Delta R_{DS_m}$ . Fig. 8(b) shows the  $\Delta R_{DS_m}$  curves of M4 after different aging times. With the degradation of Si-MOSFET and SiC-MOSFET (increase in  $R_{\text{DS(on)}}$ ,  $\Delta R_{\text{DS}_m}$  demonstrates a consistent growth trend with the degree of device degradation in the frequency domain. Although the  $\Delta R_{DS_m}$  curves at each measurement frequency point are calculated using the real part of the Z-parameters and Equations (10) and (11), the process inherently encompasses measurement and computation errors (e.g., from S-parameters converted to Z-parameters). As a consequence of these errors, "±system noise" is introduced. Noise is inevitably superimposed during the computation of  $\Delta R_{\rm DS m}$ , which leads to significant fluctuations in  $\Delta R_{DS_m}$  at each frequency point, as observed in Figures 8a and 8b. Simultaneously, effectively isolating the impact of parasitic capacitance and inductance within the MOSFET in the measurement frequency domain presents a considerable challenge. The parasitic resistance frequency curve cannot be used to quantify device aging due to the noise interference stemming from various errors. Furthermore, differences in device structure, physical dimensions, packaging design, manufacturing processes, and substrate materials between Si and SiC MOSFETs result in variations in measurement outcomes and noise. These variations lead to discrepancies in the frequency response of  $\Delta R_{\text{DS}_m}$ . Nevertheless, the frequency curves of  $\Delta R_{\text{DS}_m}$  in Figures 8a and 8b demonstrate a positive correlation with the degree of degradation (represented by  $R_{DS(on)}$ ), which indicates that thermal stress aging causes an increase in the parasitic resistance of the MOSFET. Therefore, power device degradation can be forecasted based on the specific value analysis of  $R_{\rm DS}$ . The drain-source parasitic resistance at the



Fig. 9. Aging test results for Si-MOSFETs: (a) Measured R<sub>DS(on)</sub> and R<sub>DS\_SRF</sub> at different aging times. (b) Relationship between R<sub>DS(on)</sub> and R<sub>DS\_SRF</sub>.

 $f_{\text{SRF}}$  ( $R_{\text{DS SRF}}$ ) is proposed to construct a numerical model between the two parameters for quantifying the correlation between  $R_{DS}$  and  $R_{DS(on)}$ . The magnitude of Z-parameter is equal to the modulus of the real and imaginary parts of the Z-parameter. Therefore, using the magnitude for calculations can avoid the superimposition of "±system noise." In the RLC equivalent circuit of the MOSFET, the capacitive reactance caused by parasitic capacitance and the inductive reactance caused by parasitic resistance are completely canceled out at the  $f_{SRF}$ , which results in the characteristics of a pure resistance circuit. Consequently, at the  $f_{SRF}$ ,  $Z_{SRF}$  is minimized, with a phase angle of 0°. Z<sub>11\_SRF</sub>, Z<sub>12\_SRF</sub>, Z<sub>21\_SRF</sub>, and  $Z_{22\_SRF}$  are respectively equal to  $R_{SG\_SRF}$ ,  $R_{G\_SRF}$ ,  $R_{G\_SRF}$ , and  $R_{\text{DG SRF}}$ .  $R_{\text{DS SRF}}$  can be extracted from (12)–(13). where R<sub>SG\_SRF</sub>, R<sub>DG\_SRF</sub>, R<sub>S\_SRF</sub>, R<sub>G\_SRF</sub>, and R<sub>D\_SRF</sub> respectively represent the source-gate parasitic resistance at the  $f_{SRF}$ , the drain-gate parasitic resistance at the  $f_{SRF}$ , the source parasitic resistance at the  $f_{SRF}$ , the gate parasitic resistance at the  $f_{SRF}$ , and the drain parasitic resistance at the  $f_{SRF}$ .

$$\begin{bmatrix} R_{S\_SRF} + R_{G\_SRF} & R_{G\_SRF} \\ R_{C} = R_{C} & R_{C} & R_{C} \\ R_{C} = R_{C} & R_{C}$$

$$R_{\rm DS SRF} = Z_{11 \rm SRF} + Z_{22 \rm SRF} - Z_{12 \rm SRF} - Z_{21 \rm SRF}.$$
 (13)

Materials or devices usually demonstrate considerable stability for a certain period before undergoing relatively rapid degradation over time. As a result, the degradation process of  $R_{DS(on)}$  is divided into two stages: the delay stage (or linear stage) and the degradation stage (or nonlinear stage) [31]. In the delay stage,  $R_{DS(on)}$  shows minimal change, and the MOSFET maintains stable performance. In the degradation stage, internal material damage leads to an accelerated increase in  $R_{DS(on)}$  over time, which accounts for the majority of the lifetime consumption. Figures 9(a) and 10(a) illustrate the degradation curves of  $R_{DS\_SRF}$  and  $R_{DS(on)}$  over aging time for Si-MOSFET (M1, M2, M3) and SiC-MOSFET, respectively. The degradation of Si-MOSFETs accelerates with increased thermal and electrical stress. After 20 h of aging for M2 and M3, and 50 h of aging for M1, the  $R_{DS(on)}$  has accumulated by approximately 25 m $\Omega$  compared with the pre-aging value. The change rate is about 8%, which implies that the MOSFETs have entered the degradation stage. Furthermore, after 70 h of aging for M1, 45 h for M2, and 35 h for M3, the increase in  $R_{DS(on)}$  exceeds 15 m $\Omega$  within each aging interval. This condition implies significant degradation of MOSFETs. Observations show that  $R_{DS(on)}$  and  $R_{DS SRF}$  exhibit a similar positive correlation with the degree of MOSFET degradation. Fig. 9(b) is plotted using data from M1, M2, and M3, where "a" and "b" represent  $R_{DS(on)}$  and  $R_{DS\_SRF}$ , respectively. This relationship can be quantified, as shown in (14), using the basic fitting tool in MATLAB, where  $R_{DS(on)}$  and  $R_{DS\_SRF}$  exhibit a quasi-linear relationship. Equation (14) is the fitting result at a 95% confidence level, with a fitting  $R^2$  of 0.99555 and a Pearson correlation coefficient of 0.99777, which indicates a very strong linear correlation. After the  $R_{\text{DS SRF}}$  is extracted, the predicted  $R_{DS(on)}$  after accelerated aging can be easily determined using the extracted  $R_{\text{DS SRF}}$  and (14).

$$R_{\text{DS(on)}} = (0.1103 \pm 0.00363) + (0.95182 \pm 0.0097) \times R_{\text{DS}\_\text{SRF}}$$

$$R^2 = 0.99555.$$
(14)

For SiC-MOSFETs M4, M5, and M6, a degradation trend similar to that of Si-MOSFETs is observed. However, given that only stable thermal stress is applied, the degradation of SiC-MOSFETs occurs at a slower rate. At a thermal stress of 220 °C, M4 and M5 enter the degradation stage after aging for 60 and 70 h, respectively. Under a thermal stress of 240 °C, M6 and M7 reach the degradation stage after aging for 30 and 40 h, respectively. When M4 has aged for 140 h, M5 for 110 h, M6 for 90 h, and M7 for 90 h, the increase in  $R_{DS(on)}$ for each aging interval exceeds 25 m $\Omega$ , which indicates rapid degradation of SiC-MOSFETs. Fig. 10(b) is plotted using data from M4, M5, M6, and M7. Equation (15) is fitted to describe the relationship between  $R_{DS(on)}$  and  $R_{DS_SRF}$ , with a fitting  $R^2$  of 0.9809 and a Pearson correlation coefficient of 0.99042,



Fig. 10. Aging test results for SiC-MOSFETs: (a) Measured R<sub>DS(on)</sub> and R<sub>DS\_SRF</sub> at different aging times. (b) Relationship between R<sub>DS(on)</sub> and R<sub>DS\_SRF</sub>.

 TABLE I

 Comparison of the Degradation Precursor Parameters and FDR Approach

Precursor	Sensitivity with a slight fault	Sensitivity with $V_{GS}$ or $I_D$	Sensitivity with $T_j$	Sensitivity with frequency	Sensitivity with impedance matching	Application
$R_{\rm DS(on)}$ [6]	High	High	Middle	/	No mention	On-line
V <sub>GE(th)</sub> [4],[5]	Low	High	Low	/	No mention	On-line
<i>t</i> off [11]	High	No mention	High	Low: sweep-frequency	High	On-line
SSTDR- amplitude [16], [17]	Middle	Middle	No mention	High: single-frequency	Middle	On-line
FDR-parasitic resistance	High	/: under zero bias, without $V_{GS}$ or $I_D$	Low: under zero bias, without power loss	Low: sweep-frequency	High	Off-line

which shows a quasi-linear positive correlation resembling that of Si-MOSFET.

$$R_{\text{DS(on)}} = (-0.29354 \pm 0.0090) + (0.81756 \pm 0.01448) \times R_{\text{DS}\_\text{SRF}}$$
$$R^2 = 0.98092. \tag{15}$$

The experimental results confirm that thermal stress can induce the physical degradation of power MOSFETs, which concurrently increases  $R_{DS(on)}$  and  $R_{DS_SRF}$ .  $R_{DS(on)}$  is extracted within a DC circuit. Initially, the MOSFET must be biased into conduction, followed by the calculation of the drain-source voltage  $V_{DS}$  and  $I_D$  under a  $T_j$  of 25 °C. The water-cooling system needs to be adjusted to ensure the stability of the junction temperature of the chip throughout the measurement process. Consistency in the biasing voltage  $V_{GS}$  and  $I_D$  settings must be maintained for each measurement iteration. The integration of the water-cooling system and external testing circuit significantly amplifies the complexity. By contrast,  $R_{DS_SRF}$  represents an alternating current impedance parameter that can be measured under zero bias conditions using a VNA. Comparatively, the extraction process for  $R_{DS\_SRF}$  is notably simpler than that of  $R_{DS(on)}$ . After  $R_{DS\_SRF}$  is obtained, it can be directly applied to established empirical formulas, such as (14) and (15), to swiftly compute the  $R_{DS(on)}$  of the MOSFET. This process facilitates a rapid assessment of the quality level of the MOSFET.

The methods based on degradation precursors have been widely used in the detection of power device degradation, all of which have demonstrated their unique advantages. Table I summarizes the differences among the precursor parameters  $R_{DS(on)}$ ,  $V_{GE(th)}$ ,  $t_{off}$ , SSTDR-amplitude, and the FDR approach. In contrast to electrical parameters as degradation precursors, parasitic resistance can be directly extracted by a two-port network measurement under zero bias conditions. This possibility eliminates the need for additional external test circuits  $(V_{GS}, I_D)$  and conveniently regulates the chip junction temperature. However, frequency domain measurement has high sensitivity to impedance matching, which requires consistent impedance along the transmission path. This approach places high demands on the test-fixture and is currently only suitable for offline measurement. Nevertheless, the FDR approach is well suited for the rapid quality screening of power devices, which indicates promising application prospects.



Fig. 11. Proposed FDR approach extracts the parasitic parameter of prefabricated defect MOSFETs: (a) Two-port network measurement setup and prefabricated defect samples, (b) MOSFET small-signal equivalent circuit with sintered layer prefabricated defects.

TABLE II PREFABRICATED DEFECT MODELS AND DEFECT SIZES

Chin (mm)	Sintered layer (mm)	Proportion of	Prefabricated defect	
$L \times W \times H$	$L \times W \times H$	prefabricated defect area	$\begin{array}{c} \text{Size (mm)} \\ L \times W \end{array} \qquad \qquad$	Photo
$8.8 \times 8.8 \times 0.14$	$8.8 \times 8.8 \times 0.07$	0%		
		3%	1.5 × 1.5	
Ε(1)	Defect Chip Drain Sintered silver Gate	6%	$2.2 \times 2.2$	
E(3) 7	Copper Through FR4 Hole	9%	2.6 ×·2.6	
7.1 8.8	Copper	12%	3.0·× 3.0	
		15%	3.4·× 3.4	

## C. Sintered Layer Defect Identification With Parasitic Resistance

Nanosilver is used in the packaging of third-generation semiconductor SiC-MOSFET chips as a replacement to traditional tin solder due to its excellent thermal conductivity and heat resistance. However, the interconnection layer formed after nanosilver sintering adopts a porous structure, and completely evaporating the organic components in the nanoparticles is challenging. Therefore, significant defects may arise between the silver interconnection layer formed by pressureless sintering and the SiC chip. C-SAM and X-ray equipment are typically used to directly observe the interconnection quality of the sintering interface. However, interactive verification of C-SAM and X-ray images is required to characterize defects, which results in low detection efficiency. Another evaluation approach involves push-cut testing, which requires strict control over the initial position of the push-cut point on the chip. However, the push-cut test

is destructive and cannot be repeatedly demonstrated. The proposed FDR approach is introduced for the detection of sintered silver quality. Sintered silver layer samples with different degradation degrees are obtained by pre-embedding defects of different sizes in silver nanoparticle paste. Insulating tape of predetermined dimensions is pasted onto the substrate, and a nanosilver layer is created through silk screen printing. After the tape is removed, a predetermined region with air defects is introduced within the nanosilver layer. Under sintering conditions at approximately 250 °C, nanosilver undergoes solid-state diffusion between particles, which is influenced by surface energy. This process ultimately produces a sintered silver layer specimen characterized by voids of varying dimensions. They are designed as squares to facilitate the calculation of defect side length dimensions. The defect area is determined based on a specific ratio to the drain-pad area of the chip. The prefabricated defect model and dimensions (length  $\times$  width) are shown in Table II.



Fig. 12. Extracted  $R_{S_{SRF}}$  and  $f_{SRF_{Z_{22}}}$  from MOSFETs with different sintered silver layer defects: (a)  $R_{S_{SRF}}$ , (b)  $f_{SRF_{Z_{22}}}$ .

Fig. 11 presents the experimental setup for a discrete power MOSFET containing prefabricated defects in the sintered layer. A simplified equivalent circuit is established. The degradation of the sintered layer in the circuit can be modeled as an additional series resistance, which is denoted as  $ESR_{pre}$  defect, located within the drain region. Theoretically, these defects contribute to an increase in the parasitic resistance of the MOSFET drain while exerting minimal influence on the source and gate. The values of  $R_{S_SRF}$ ,  $f_{SRF_{Z_{22}}}$ , and  $R_{D_{SRF}}$  for MOSFETs with prefabricated defects of varying sizes are illustrated in Fig. 12 and Table III, respectively. Each sample is measured 10 times, and the average value is utilized for data analysis. The results indicate that the maximum and minimum differences between  $R_{S SRF}$  and  $f_{SRF Z_{22}}$  are 0.010  $\Omega$  and 1.312 MHz, respectively. Given disparities in the size and position of bond wires for each MOSFET source and gate, as well as unavoidable measurement errors in VNA measurements, there is no numerical correlation between the  $R_{S\_SRF}$ ,  $f_{SRF\_Z_{22}}$ , and defects.  $f_{SRF}$  is determined by C and L. Therefore, the slightly higher  $f_{SRF_{22}}$  value exhibited by the sample with a 9% prefabricated defect ratio should mainly be attributed to the inherent parasitic capacitance difference of the MOSFET.

Table III shows the  $R_{D\_SRF}$  values of MOSFETs, which reveal an increasing trend as the defect area expands. For MOSFETs with prefabricated defect ratios of 3%, 6%, 9%, 12%, and 15%, the  $R_{D\_SRF}$  values are 1.89, 1.97, 1.91, 1.92, and 1.92  $\Omega$ , respectively. The values are 0.038, 0.120, 0.057, 0.065, and 0.066  $\Omega$  higher than those of the  $R_{D\_SRF}$  values of a fault-free MOSFET. The difference in the maximum and minimum  $R_{D\_SRF}$  values reaches 0.16  $\Omega$ , which indicates that the presence of defects leads to an increase in parasitic resistance within the drain region. The smallest  $R_{D\_SRF}$  value occurs in MOSFETs without prefabricated defects, while the maximum  $R_{D\_SRF}$  appears when the defect area comprises 6% of the sintered layer area. This observation is inconsistent with our theoretical prediction, which is potentially due to discrepancies between the actual defects formed after sintering and the

pre-designed defects. We employ C-SAM and X-ray imaging to observe the actual defect morphology at the sintered silver layer interface after sintering for further investigation. Numerical calculations performed on these images reveal that MOSFETs with prefabricated defect ratios of 0%, 3%, 9%, 12%, and 15% exhibit actual defect ratios of 0%, 5.45%, 8.95%, 12.26%, and 13.85% after sintering, respectively. However, X-ray imaging shows that the MOSFET sample with a 6% prefabricated defect ratio exhibits notable highlights between the die and the sintered layer after sintering, which indicates low density and severe soldering defects in the area. Further observation using C-SAM reveals significant delamination at the interface where the prefabricated defects are located between the die and sintered layer. Therefore, the MOSFET with a 6% prefabricated defect ratio exhibits the highest  $R_{\rm D}$  SRF after sintering compared with other defect models. This finding demonstrates the effectiveness of the proposed drain parasitic resistance  $R_{\rm D SRF}$  for predicting the quality of the sintered layer.

The mechanism behind this observation is illustrated in Fig. 13. During defect prefabrication, oxygen is introduced between the die and silver nanoparticles but cannot be entirely discharged during the sintering process. This phenomenon results in oxidation of the die-pad at the defect location, which increases  $R_{D_SRF}$ . The defects can cause substantial delamination between the die and the sintered silver layer. Notably, a 5.45% minor defect can be detected compared with a fault-free sintered silver sample. This observation implies that the proposed detection approach can be employed for nondestructive testing of sintered silver layer quality and accurately estimate the severity of defects. It is suitable for rapid quality screening of sintered layers.

#### IV. CONCLUSION

This study proposes a novel approach for detecting MOSFET degradation using the FDR method. This technique is validated through aging tests on Si-MOSFET and



Fig. 13. Schematic of the increase in  $R_{D_{SRF}}$  caused by defects.

TABLE III RD\_SRF, C-SAM, AND X-RAY IMAGES OF DEFECT SAMPLES IN THE SINTERED SILVER LAYER

Proportion of prefabricated defect area	Actual defect ratio	$R_{ m D\_SRF}$	Max $\Delta R_{\rm D\_SRF}$	C-SAM	X-ray
0%	0%	1.85±0.02			
3%	5.45%	1.89±0.01		-	ą
6%	51.74%	1.97±0.01			
9%	8.95%	1.91±0.01	$\pm 0.08$	-	Ģ
12%	12.26%	1.92±0.01			Ģ.
15%	13.85%	1.92±0.02			

SiC-MOSFET devices, as well as experiments involving prefabricated defects in sintered silver. The accelerated aging experiments illustrate that  $R_{DS\_SRF}$  increases in correlation with the degree of aging degradation and exhibits a quasilinear positive correlation with  $R_{DS(on)}$ . Formulas (14) and (15) are derived to express this relationship, which enables the swift prediction of device degradation. Furthermore, an experiment involving prefabricated defects reveals that defects can lead to an increase in  $R_{D\_SRF}$ . The identification of the MOSFET with the highest  $R_{D\_SRF}$  value, which corresponds to a sample with a prefabricated defect ratio of 6% before sintering, confirms severe degradation in the quality of its silver sintered layer. This identification is verified through C-SAM images. The approach avoids the need to turn on the MOSFET, which prevents  $T_j$  fluctuations due to chip self-heating. Moreover, it eliminates the necessity for additional hardware circuits. Thus, the method is a potentially efficient solution for quality screening of power devices.

#### REFERENCES

B. Zerroumda, H. Ferhati, and F. Djeffal, "A novel high-performance junctionless 4H-SiC trench MOSFET with improved switching characteristics," *Microelectron. Eng.*, vol. 277, May 2023, Art. no. 112011, doi: 10.1016/j.mee.2023.112011.

- [2] W. Cao, S. Yin, X. Hu, M. Li, X. Ge, and D. Liu, "A novel SiC superjunction MOSFET with three-level buffer and unipolar channel diode," *Micro Nanostruct.*, vol. 172, Dec. 2022, Art. no. 207420, doi: 10.1016/j.micrna.2022.207420.
- [3] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, "An industry-based survey of reliability in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1441–1451, May 2011, doi: 10.1109/TIA.2011.2124436.
- [4] R. Mandeya, C. Chen, V. Pickert, R. T. Naayagi, and B. Ji, "Gateemitter pre-threshold voltage as a health-sensitive parameter for IGBT chip failure monitoring in high-voltage multichip IGBT power modules," *IEEE Trans. Power Electron.*, vol. 34, no. 9, pp. 9158–9169, Sep. 2019, doi: 10.1109/TPEL.2018.2884276.
- [5] J. Weckbrodt, N. Ginot, C. Batard, and S. Azzopardi, "Monitoring of gate leakage current on SiC power MOSFETs: An estimation method for smart gate drivers," *IEEE Trans. Power Electron.*, vol. 36, no. 8, pp. 8752–8760, Aug. 2021, doi: 10.1109/TPEL.2021.3056648.
- [6] J. Chen, X. Jiang, Z. Li, H. Yu, J. Wang, and Z. J. Shen, "Investigation on effects of thermal stress on SiC MOSFET degradation through power cycling tests," in *Proc. APEC*, New Orleans, LA, USA, 2020, pp. 1106–1110, doi: 10.1109/APEC39645.2020.9124249.
- [7] L. J. Passmore, O. O. Awadelkarim, and J. P. Cusumano, "Highsensitivity tracking of MOSFET damage using dynamic-mode transient measurements," *IEEE Trans. Instrum. Meas.*, vol. 59, no. 6, pp. 1734–1742, Jun. 2010, doi: 10.1109/TIM.2009.2028213.
- [8] W. Ouyang, P. Sun, M. Xie, Q. Luo, and X. Du, "A fast short-circuit protection method for SiC MOSFET based on indirect power dissipation level," *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 8825–8829, Aug. 2022, doi: 10.1109/TPEL.2022.3161741.
- [9] Y. Yang and P. Zhang, "A novel converter-level IGBT junction temperature estimation method based on the bus voltage ringing," *IEEE Trans. Power Electron.*, vol. 37, no. 4, pp. 4553–4563, Apr. 2022, doi: 10.1109/TPEL.2021.3119700.
- [10] B. Yu and L. Wang, "Online accurate measurement of steady-thermal resistance of SiC MOSFETs for DC solid-state power controller," *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 5006–5021, May 2021, doi: 10.1109/TPEL.2020.3028844.
- [11] D. Xiang et al., "Non-contact monitoring of IGBT turn-off time using PWM switching ringing for inverter-fed machine systems," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11055–11067, Oct. 2021, doi: 10.1109/TPEL.2021.3070354.
- [12] K. Górecki, P. Górecki, and J. Zarebski, "Measurements of parameters of the thermal model of the IGBT module," *IEEE Trans. Instrum. Meas.*, vol. 68, no. 12, pp. 4864–4875, Dec. 2019, doi: 10.1109/TIM.2019.2900144.
- [13] M. Fernández, X. Perpiñá, M. Vellvehi, O. Aviñó-Salvadó, S. Llorente, and X. Jordà, "Power losses and current distribution studies by infrared thermal imaging in Soft- and Hard-switched IGBTs under resonant load," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 5221–5237, May 2020, doi: 10.1109/TPEL.2019.2942830.
- [14] P. Dreher, R. Schmidt, A. Vetter, J. Hepp, A. Karl, and C. J. Brabec, "Non-destructive imaging of defects in Ag-sinter die attach layers— A comparative study including X-ray, scanning acoustic microscopy and thermography," *Microelectron. Rel.*, vol. 88–90, pp. 365–370, Sep. 2018, doi: 10.1016/j.microrel.2018.07.121.
- [15] W. Feng, Q. Meng, Y. Xie, and H. Fan, "Wire bonding quality monitoring via refining process of electrical signal from ultrasonic generator," *Mech. Syst. Signal Process.*, vol. 25, no. 3, pp. 884–900, Apr. 2011, doi: 10.1016/j.ymssp.2010.09.010.

- [16] M. S. Nasrin, F. H. Khan, and M. K. Alam, "Quantifying device degradation in live power converters using SSTDR assisted impedance matrix," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 3116–3131, Jun. 2014, doi: 10.1109/TPEL.2013.2273556.
- [17] A. Hanif, D. DeVoto, and F. Khan, "Bond wire damage detection and SOH estimation of a dual-pack IGBT power module using active power cycling and reflectometry," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 6761–6772, Jul. 2020, doi: 10.1109/TPEL.2019.2958898.
- [18] S. Roy, A. Hanif, and F. Khan, "Aging detection and state of health estimation of live power semiconductor devices using SSTDR embedded PWM sequence," *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 4991–5005, May 2021, doi: 10.1109/TPEL.2020.3032996.
- [19] S. Das, F. Khan, M. K. Alam, and P. Goli, "Detection of aging related IGBT bond-wire lift-off using spread spectrum time domain reflectometry (SSTDR)," in *Proc. APEC*, Tampa, FL, USA, 2017, pp. 789–794, doi: 10.1109/APEC.2017.7930785.
- [20] A. Hanif and F. Khan, "Degradation detection of thermally aged SiC and Si power MOSFETs using spread spectrum time domain reflectometry (SSTDR)," in *Proc. 6th WiPDA*, Atlanta, GA, USA, 2018, pp. 18–23, doi: 10.1109/WiPDA.2018.8569099.
- [21] T. Liu, T. T. Y. Wong, and Z. J. Shen, "A new characterization technique for extracting parasitic inductances of SiC power MOSFETs in discrete and module packages based on two-port S-parameters measurement," *IEEETrans. Power Electron.*, Vol. 33, no. 11, pp. 9819–9833, Nov. 2018, doi: 10.1109/TPEL.2017.2789240.
- [22] M. Yun, M. Cai, D. Yang, Y. Yang, J. Xiao, and G. Zhang, "Bond wire damage detection method on discrete MOSFETs based on twoport network measurement," *Micromachines*, vol. 13, no. 7, p. 1075, Jul. 2022, doi: 10.3390/mi13071075.
- [23] K. K. Ng and C. K. Sin, "Investigation of time domain reflectometry (TDR) on power MOSFET semiconductor device," in *Proc. IPFA*, Suzhou, China, 2013, pp. 107–111, doi: 10.1109/IPFA.2013.6599136.
- [24] B. Sun, X. Fan, C. Qian, and G. Zhang, "PoF-simulation-assisted reliability prediction for electrolytic capacitor in LED drivers," *IEEE Trans Ind Electron.*, vol. 63, no. 11, pp. 6726–6735, Nov. 2016, doi: 10.1109/TIE.2016.2581156.
- [25] F. Deng et al., "Capacitor ESR and C monitoring in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 4063–4075, Apr. 2020, doi: 10.1109/TPEL.2019.2939185.
- [26] "Impedance measurement handbook," 5th ed., Application Note, Keysight Technol., Santa Rosa, CA, USA, 2015.
- [27] "In-fixture measurements using vector network analyzers," Application Note 1287-9, Keysight Technol., Santa Rosa, CA, USA, 2005.
- [28] S. Peyghami, P. Palensky, and F. Blaabjerg, "An overview on the reliability of modern power electronic based power systems," *IEEE Open J. Power Electron.*, vol. 1, pp. 34–50, Feb. 2020, doi: 10.1109/OJPEL.2020.2973926.
- [29] H. Oh, B. Han, P. McCluskey, C. Han, and B. D. Youn, "Physics-of-failure, condition monitoring, and prognostics of insulated gate bipolar transistor modules: A review," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2413–2426, May 2015, doi: 10.1109/TPEL.2018.2860587.
- [30] F. Qin, X. Bie, T. An, J. Dai, Y. Dai, and P. Chen, "A lifetime prediction method for IGBT modules considering the self-accelerating effect of bond wire damage," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 9, no. 2, pp. 2271–2284, Apr. 2021, doi: 10.1109/JESTPE.2020.2992311.
- [31] W. Lai, M. Chen, L. Ran, O. Alatise, S. Xu, and P. Mawby, "Low ΔT<sub>j</sub> stress cycle effect in IGBT power module die-attach lifetime modeling," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6575–6585, Sep. 2016, doi: 10.1109/JESTPE.2020.2992311.