

Delft University of Technology

29.2 A Cryo-CMOS Controller with Class-DE Driver and DC Magnetic-Field Tuning for Color-Center-Based Quantum Computers

Enthoven, Luc; Fakkel, Niels; Bartling, Hans; Riggelen, Margriet Van; Schymik, Kai Niklas; Yun, Jiwon; Katranara, Eftychia Tsapanou; Vollmer, Rene; Taminiau, Tim; Sebastiano, Fabio **DOI**

10.1109/ISSCC49657.2024.10454348

Publication date 2024

Document Version Final published version

Published in 2024 IEEE International Solid-State Circuits Conference, ISSCC 2024

Citation (APA)

Enthoven, L., Fakkel, N., Bartling, H., Riggelen, M. V., Schymik, K. N., Yun, J., Katranara, E. T., Vollmer, R., Taminiau, T., Sebastiano, F., & Babaie, M. (2024). 29.2 A Cryo-CMOS Controller with Class-DE Driver and DC Magnetic-Field Tuning for Color-Center-Based Quantum Computers. In *2024 IEEE International Solid-State Circuits Conference, ISSCC 2024* (pp. 472-474). (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). IEEE. https://doi.org/10.1109/ISSCC49657.2024.10454348

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

29.2 A Cryo-CMOS Controller with Class-DE Driver and DC Magnetic-Field Tuning for Color-Center-Based Quantum Computers

Luc Enthoven^{*1}, Niels Fakkel^{*1}, Hans Bartling², Margriet van Riggelen², Kai-Niklas Schymik², Jiwon Yun², Eftychia Tsapanou Katranara², René Vollmer², Tim Taminiau², Fabio Sebastiano^{**1}, Masoud Babaie^{**1}

¹Delft University of Technology, Delft, The Netherlands, ²QuTech, Delft, The Netherlands *Equally Credited Authors (ECAs); **Equally Credited Authors (ECAs)

Color-center quantum bits (qubits), such as the Nitrogen-Vacancy center (NV) in Giamond, have demonstrated entanglement between remote (>1.3km) qubits and excellent coherence times [1], all while operating at a few Kelvins. Compared to other qubit technologies typically operating at mK temperatures, the higher operating temperature of NVs enables scalable 3D integration with cryo-CMOS control electronics [2], provides significantly more cooling power, and removes the interconnect bottleneck between the qubits and the electronics in prior art [3-5]. Yet, no cryo-CMOS controller of NV-based quantum computers (QC) has been demonstrated.

In a scalable NV-based QC (Fig. 29.2.1), a chip hosting the NV qubits and the photonic circuitry is 3D-integrated with a cryo-CMOS chip [2]. A permanent magnetic field (B_0) biases the qubits and roughly sets the qubits' Larmor frequency (f_0). In this scheme, optical signals with waveguides are used for initialization, readout, and entanglement, whereas the cryo-CMOS controller drives the AC coil, generating oscillating magnetic fields perpendicular to B_0 for qubit control. Thanks to the NV's remote-entanglement capabilities, the qubits can be conveniently organized in identical unit cells that are kept small to maximize scalability, thus requiring corresponding area-efficient cryo-CMOS. With a ~1 mm spacing between unit cells, the crosstalk of neighboring NV's coils is negligible. Consequently, frequency spacing, i.e., FDMA, is not required, allowing each unit cell to operate at the same f_0 , thereby reducing the total system complexity and power by sharing only a single frequency generator.

However, two main challenges must be addressed to realize this QC architecture: (1) compared to other qubits, the coils that couple the microwave signals to the qubits are further away, requiring significantly larger currents (>10mA_{pk}) from the AC controller, and (2) the inhomogeneity of the permanent magnetic field causes variability in f_0 (up to f_2^{-2} 0 MHz) among the unit cells, leading to inefficiency of the cryo-CMOS controller. This work addresses both challenges by (1) introducing a class-DE switching amplifier that delivers large currents to a low-impedance AC coil via a series resonator, and (2) compensating the inhomogeneity in f_0 (with an accuracy <16kHz) using a DC current frequencies the DC magnetic field by driving a DC coil.

Since a large AC coil current enables fast qubit gates and the AC controller is very close to the qubits, 50Ω matching and load driving are omitted in this work. To maximize the generated AC magnetic field, a series resonant tank is preferred over its parallel counterpart (Fig. 29.2.2), as the inductor current is Q (resonator's quality factor) times higher for the same voltage across the driving transistor, which is limited by reliability. Therefore, a voltage-mode driver with a series resonant tank is chosen.

Using a typical class-D as a voltage-mode driver in the AC controller is inefficient, since the parasitic capacitances of the large transistors need to be charged and discharged each cycle, and crowbar currents may occur due to simultaneous conduction of switches (Fig. 29.2.2, top-right). A class-E topology would resolve the former problem by using the transistors' shunt capacitance to achieve zero voltage switching (ZVS). However, it requires a large choke inductor and its theoretical current efficiency, defined as the ratio of the coil current ($I_{coll,AC}$) to the driver DC supply current ($I_{driver,DC}$), is relatively low (~2.86). To improve the power and current efficiency, this work utilizes a class-DE topology, which drives the input of the amplifier with 25% duty-cycle pulses to avoid crowbar currents and uses the parasitic capacitance of the transistors together with added shunt capacitors $C_{S1.2}$ to achieve ZVS. Compared to class-D amplifiers, the shunt capacitors provide the coil current for 50% of the time, thus doubling its theoretical current efficiency to 2π . To control the qubit X/Y-gates, a 2b phase-demultiplexer selects the quadrature clocks generated from an external clock (f_{clk}), which are then converted to 25% pulses by a cascaded AND structure. The duration of qubit-gates is controlled by a 7b programmable counter running at $f_{clk}/2$.

To tune each qubit's Larmor frequency $f_{\rm o}$, the DC current regulator in Fig. 29.2.3 locally adjusts the DC magnetic field by running a DC current ($I_{\rm coll,DC}$ up to 10mA) through a low-resistance coil ($R_{\rm coll,DC}$ ~1Ω) close to the NV. As the generated field is directly proportional to the current, the power dissipation can only be reduced by lowering the supply voltage. Using transistors in saturation (Fig. 29.2.3) would make the circuit robust against supply and $R_{\rm coll,DC}$ variations, but would require excessive headroom. Transistors in triode would allow for a lower $V_{\rm DS}$ and hence require less power, but would suffer from worse supply rejection. As an alternative, this work uses a triode H-bridge supplied with a low voltage (~50mV), which is combined with a current regulation loop to achieve both robustness and low power dissipation.

The current I_{DAC} is mirrored from M_3 to $M_{4a/b}$. Although M_3 and $M_{4a/b}$ work in triode, the feedback loop consisting of A_{fb} and $M5_{a/b}$ ensures an accurate current ratio $I_{coll,DC}/I_{DAC}=W_{M4a/b}/W_{M3}$ by setting $V_{ref}=V_{set}$. Transistors M_3 and $M_{4a/b}$ are nominally sized for 1000× current gain, such that I_{DAC} can be generated with low current levels (0-12µA) without degrading noise performance. Limiting the infidelity due to detuning places tight requirements on the frequency accuracy ($\Delta f_0 < 2kHz$); hence, I_{DAC} is generated with a coarse (IDAC_c) and fine (IDAC_f) DAC to achieve LSB=420pA, as required in the future for strong coil-to-qubit coupling. Due to the larger mismatch at cryogenic temperatures (CT) [6], missing codes are prevented by range overlaps, which can be compensated during the start-up qubit calibration. Switches $M_{4a/b}$ are optimized for power, area, and noise, since a lower R_{on} contributes a lower voltage drop, but also increases the area and amplifies A_{tb} 's input-referred voltage noise. Finally, $M_{4a/b}$ and $M_{5a/b}$ set the polarity of $I_{coll,DC}$.

To extend the output-current range, the voltage range at the gate of $M_{5a/b}$ is maximized by adopting a 2-stage folded-cascode with a rail-to-rail common-source output stage for A_{tb} . Chopper-stabilization avoids A_{tb} 's offset limiting the range of $I_{coll,DC}$ and 1/f noise affecting the qubit coherence. The resulting chopping ripple (250kHz) is reduced by trimming A_{tb} 's offset via a digitally selectable input pair, lowering the upmodulated offset, and by using a switched-capacitor notch filter (SC-filter) with a quadrature clock. All switches used for chopping and filtering are thick-oxide transistors, preventing improper mid-rail switching at CT due to increased V_{th} .

Both AC controller and DC current regulator have been fabricated in a 40nm CMOS process and characterized at room temperature (RT) and 4.2K (Fig. 29.2.4). A magnetic-field probe located ~20µm above an on-chip test coil ($L_{test,AC}$ =2.28nH) in a cryogenic probe station measures the AC controller's performance. At 2.7GHz, the AC controller reaches a magnetic flux density of 2.17 (2.05)G, corresponding to an extrapolated current I_{coll,AC} of 30.7 (28.9)mA_p, while I_{driver,DC} is 10.7 (13.4)mA from a 1.1V supply at 4.2K (RT). Over the 2.6-to-3.0GHz range, an SNR of >47 (>48)dB for a 5MHz bandwidth is achieved. The DC current regulator is characterized using a dipstick setup with liquid helium. I_{coll,DC} is measured on an external resistor R_{coll,DC}=1 Ω with V_{H-bridge}=50mV and V_{DD}=1.1V. The DC current regulator, including the H-bridge, dissipates 906 (812)µW with chopping enabled and can set currents up to 12.5 (10.5)mA at 4.2K (RT). The PSD at 10Hz improves from 2400 (460)fA²/Hz to 305 (25)fA²/Hz when activating chopping, while I_{coil,DC} has a DC PSRR of -87.4 (88.5)µA/V versus V_{H-bridge} and 297 (58)µA/V versus V_{DD}.

To demonstrate functionality, the cryo-CMOS chips have been integrated with a NV center qubit (Fig. 29.2.7). The ensemble is placed in a Montana cryostat with optical access and cooled to <4.5K. Permanent magnets bias the qubit at f_0 =2.66GHz. Two thin gold coils, L_{AC} and L_{DC} , are patterned on diamond: L_{AC} (~2.4nH) is directly bonded to the AC controller, whereas L_{DC} is bonded to a bias-T, which combines the signals from the DC current regulator and the RT electronics, used for comparison. Fig. 29.2.5 shows a Rabi oscillation using both the RT setup and the AC controller, both yielding similar results. The Rabi frequency (f_R) of the AC controller is plotted versus the driver's DC supply current and shows that a maximum f_R =2.5MHz can be achieved with $I_{driver,DC}$ =6.5mA. In this case the entire AC controller consumes 16.8mW. The DC current regulator achieves a tuning range of +/-8MHz for f_0 using currents up to 20mA with $V_{H-bridge}$ =100mV, increased to compensate for the larger $R_{coll,DC}$ due to the bias-T. Lastly, by using both chips, and keeping the driving frequency of the AC controller fixed, f_0 is calibrated for the maximum contrast of the Rabi oscillation by sweeping the DC-regulator's digital input (D_{DC}), highlighting the functionality of the proposed system.

Compared to state-of-the-art cryo-CMOS controllers (Fig. 29.2.6), the cryo-CMOS controller is the first targeting color centers, with the AC controller demonstrating a more effective way of generating high AC current levels with respect to prior cryo-CMOS controllers, and with no comparable work for the DC current regulator to the authors' knowledge. Although 3D integration will facilitate further power savings by reducing the parasitic losses and improving the coil-to-qubit coupling, the reported experimental performance combined with the few-Watt cooling power readily available in 4K refrigerators enables the cryo-CMOS control of hundreds of unit cells, thus advancing scalable color-center-based quantum computers.

Acknowledgement.

We would like to thank Fujitsu Limited for funding; Z. Y. Chang from TU Delft; N. Alberts, R. Robe, T. Hiep, J. Mensingh and O. Benningshof from Qutech.

References:

[1] S. Pezzagna et al., "Quantum computer based on color centers in diamond," *Applied Physics Review*, Feb. 2021.

[2] R. Ishihara et al., "3D Integration Technology for Quantum Computer based on Diamond Spin Qubits," *IEDM*, Dec. 2021.

[3] J. Yoo et al., "34.2 A 28-nm Bulk-CMOS IC for Full Control of a Superconducting Quantum Processor Unit-Cell," *ISSCC*, pp. 506-507, Feb. 2023.

[4] D. J. Frank et al., "A Cryo-CMOS Low-Power Semi-Autonomous Qubit State Controller in 14nm FinFET Technology," *ISSCC*, pp. 360-361, Feb. 2022.

Authorized licensed use limited to: TU Delft Library. Downloaded on March 26,2024 at 12:01:29 UTC from IEEE Xplore. Restrictions apply.

ISSCC 2024 / February 21, 2024 / 1:55 PM



connected to the 3D-integrated cryo-CMOS chip. The inhomogeneity of the permanent (top-left); Issues associated with class-D and class-E switched-mode amplifiers (topmagnetic field B₀ (top-left) induces a shift in the Larmor frequency f₀ (top-right) to be right); Block diagram of the AC controller, including the proposed class-DE current compensated in each individual module.



 $R_{\rm coil}{=}1\Omega$ and $R_{\rm 4b}{=}1\Omega$ are annotated.



Figure 29.2.5: Rabi oscillation (top-left); Rabi frequency (f_R) vs driver DC current $(I_{driver,DC})$ of the AC controller (top-right); Tuning of Larmor frequency (f_n) with DC current regulator (bottom-left); Using both chips, calibrating fo for largest Rabi Figure 29.2.6: Benchmark of the proposed AC controller with prior art, and oscillation amplitude by sweeping D_{pc} (bottom-right).



Figure 29.2.1: Modular quantum computer based on NV-centers with AC and DC coils Figure 29.2.2: Comparison between series and parallel tank to maximize coil current driver and its waveforms (bottom).



Figure 29.2.3: To tune the qubit Larmor frequency fo, the DC current regulator exploits Figure 29.2.4: Measured spectrum of I coil, AC, I coil, AC, transient waveform and a triode-biased H-bridge and a chopped regulation loop to achieve low power and robustness to supply variation. For the H-bridge, voltage drops for I_{coil,DC}=10mA, Measured PSD of I_{coil,DC}, supply rejection of I_{coil,DC} versus V_{H-bridge} and V_{DD} of the DC current regulator at CT (right).

	This work		[3] ISSCC 2023	[4] ISSCC 2022	[5] ISSCC 2021	Patra et al. ISSCC 2020	RT electronics
Qubit type	NV		Transmon	Transmon	Spin	Spin & Transmon	NV
Qubit temperature	4.5 K		20 mK	20 mK	20 mK	20 mK	4.5 K
Impedance [Ω]	<1		50	50	50	50	50
Cryo-CMOS temp. [K]	4.5		3	3	3	3	N.A.
AC driver Class	DE		A(B) [†]	A(B) [†]	A	Α	A
Frequency range [GHz]	2.6-3		4-8	4.5-5.5	11-17	2-15	0.7-6
Maximum IAC [mAp]	30.1		N.A.	0.6*	4.0*	1.1*	1000
SNR [dB]	>47		N.A.	N.A.	>44	48	N.A.
Rabi frequency [MHz]	2.5		91‡	23.5‡	N.A.	1.2	>50
Active Area [mm ²]	0.092		7*	1.6	~4	4	N.A.
Technology	40-nm Bulk		28-nm Bulk	14-nm FinFET	22-nm FinFET	22-nm FinFET	N.A.
Power per gubit under	16.8 mW		<4 mW	23 mW	90 mW•∞	192 mW*	>200W
active control			Nord Condr				0.000.00000
active control DC current regulator	This wo	ork]		† Derived fr	om schematic, depend	s on bias point
DC current regulator Ambient temperature [K]	This wo	ork 300	-		† Derived fr	om schematic, depend * Assumin	s on bias point g Pout with 50Ω
active control DC current regulator Ambient temperature [K] Irange [mA] (R _{coll} = 1 Ω)	This wo 4.2 ± 12.5	ork 300 ± 10.5			† Derived fr	om schematic, depend * Assumin ‡ Based on reporter # Active area not explic	s on bias point g P _{out} with 50Ω d gate duration
active control DC current regulator Ambient temperature [K] Irange [mA] (Rcoil = 1 Ω) Istep [nA]	This wo 4.2 ± 12.5 310	ork 300 ± 10.5 341	Powert	preakdown AC c	† Derived fr ontroller _{• FDM al}	om schematic, depend * Assumin ‡ Based on reporter # Active area not explic lows simultaneous com	s on bias point g P_{out} with 50Ω d gate duration citly mentioned trol of 2 qubits
active control DC current regulator Ambient temperature [K] Irange [mA] (R _{coll} = 1 Ω) Istep [nA] DC PSRR V _{H-bridge} [μA/V]	This wo 4.2 ± 12.5 310 -17.5	ork 300 ± 10.5 341 167.7	Powert	preakdown AC c	† Derived fr ontroller _{• FDM al}	om schematic, depend * Assumin ‡ Based on reporte [#] Active area not expli lows simultaneous com	s on bias point g P _{ost} with 50Ω d gate duration citly mentioned throl of 2 qubits ∞Estimated
Active control DC current regulator Ambient temperature [K] Irange [mA] (R _{coll} = 1 Ω) Issep [nA] DC PSRR V _{1-bridge} [µA/V] DC PSRR V ₀ [µA/V]	This wo 4.2 ± 12.5 310 -17.5 297	ork 300 ± 10.5 341 167.7 58	Powert	preakdown AC c Driver 7.2mW	† Derived fr ontroller _{• FDM all}	om schematic, depend * Assumin ‡ Based on reporter # Active area not explic lows simultaneous con	s on bias point g Post with 50Ω d gate duration citly mentioned throl of 2 qubits ∞Estimated
DC current regulator Ambient temperature [K] Irange [mA] Rcoll = 1 Ω) Istep [nA] DC PSRR VIt-bridge [µA/V] PSD @10Hz [pA2/Hz]	This wo 4.2 ± 12.5 310 -17.5 297 0.46	ork 300 ± 10.5 341 167.7 58 2.40	Powert	preakdown AC c Driver 7.2mW	† Derived fr ontroller _{• FDM all}	om schematic, depend *Assumin ‡ Based on reporter * Active area not explice ows simultaneous con	s on bias point g Post with 50Ω d gate duration citly mentioned trol of 2 qubits ∞Estimated
active control DC current regulator Ambient temperature [K] Irange [mA] (Roal = 1 Ω) Istep [nA] DC PSRR V _{1-bridge} [µA/V] DC PSRR V ₀₀ [µA/V] PSD @10Hz [pA/Hz] Active Area [mm ²]	This wo 4.2 ± 12.5 310 -17.5 297 0.46 0.13	ork 300 ± 10.5 341 167.7 58 2.40	Powert	Dreakdown AC c Driver 7.2mW Pre-driv	† Derived fr ontroller _{• FDM all}	om schematic, depend *Assumin ‡ Based on reporte *Active area not explic lows simultaneous con	s on bias point g P _{ost} with 50Ω d gate duration citly mentioned trol of 2 qubits ∞Estimated
active control DC current regulator Ambient temperature [K] Irange [mA] (Rcoil = 1 Ω) Istep [nA] DC PSRR V _{1-bridge} [µA/V] DC PSRR V ₀₀ [µA/V] PSD @10Hz [pA?Hz] Active Area [mm ²] Technology	This wo 4.2 ± 12.5 310 -17.5 297 0.46 0.13 40-nm B	ork 300 ± 10.5 341 167.7 58 2.40 Bulk	Powert	Driver 7.2mW Clock 2mW	† Derived fr ontroller • FDM all	om schematic, depend *Assumin ‡ Based on reporte *Active area not explic ows simultaneous con	s on bias point g P _{ost} with 50Ω d gate duration itly mentioned trol of 2 qubits ∞Estimated
active control DC current regulator Ambient temperature [K] Irange [mA] (Roll = 1 Ω) Istep [nA] DC PSRR Vt-bridge [µA/V] DC PSRR Vco [µA/V] PSD @10Hz [pA/Hz] Active Area [mm] Technology Total Power Ptet [µW]	This work 4.2 ± 12.5 310 -17.5 297 0.46 0.13 40-nm B 906	ork 300 ± 10.5 341 167.7 58 2.40 Bulk 812	Power to Digital 0.5mW	Driver 7.2mW Clock 6.1mk 3mW	† Derived fr ontroller _{* FDM all ver N Total 16 8mW}	om schematic, depend * Assumin ‡ Based on reporter * Active area not explic lows simultaneous con	s on bias point g P _{ost} with 50Ω d gate duration itly mentioned trol of 2 qubits ∞Estimated

performance of the DC current regulator.

Authorized licensed use limited to: TU Delft Library. Downloaded on March 26,2024 at 12:01:29 UTC from IEEE Xplore. Restrictions apply.

DIGEST OF TECHNICAL PAPERS • 473

29

ISSCC 2024 PAPER CONTINUATIONS



Figure 29.2.7: Integrated Cryo-CMOS and diamond sample used for qubit measurements. Two striplines, L_{DC} and L_{AC} , are used; L_{DC} is bonded to a bias-T, which combines the DC current regulator with RT electronics, used for comparison; L_{AC} is directly bonded to the AC driver.

Additional References:

[5] J. S. Park et al., "A fully integrated cryo-CMOS SoC for qubit control in quantum computers capable of state manipulation, readout and high-speed gate pulsing of spin qubits in Intel 22nm FFL FinFET technology," ISSCC, pp. 208-209, Feb. 2021. [6] P. A. Hart et al., "Characterization and Modeling of Mismatch in Cryo-CMOS," JEDS, pp 263-273, Feb. 2020.

Authorized licensed use limited to: 10 Deltt Library. Downloaded on March 26,2024 at 12:01:29 UTC from IEEE Xplore. Restrictions apply. 979-8-3503-0620-0/24/\$31.00 ©2024 IEEE