

**Impact of DC Voltage Enhancement on Partial Discharges in Medium Voltage Cables
An Empirical Study with Defects at Semicon-Dielectric Interface**

Shekhar, Aditya; Feng, Xianyong; Gattozzi, Angelo; Hebner, Robert E.; Wardell, Douglas; Strank, Shannon; Mor, A. R.; Ramirez Elizondo, Laura; Bauer, Pavol

DOI

[10.3390/en10121968](https://doi.org/10.3390/en10121968)

Publication date

2017

Document Version

Final published version

Published in

Energies

Citation (APA)

Shekhar, A., Feng, X., Gattozzi, A., Hebner, R. E., Wardell, D., Strank, S., Mor, A. R., Ramirez Elizondo, L., & Bauer, P. (2017). Impact of DC Voltage Enhancement on Partial Discharges in Medium Voltage Cables: An Empirical Study with Defects at Semicon-Dielectric Interface. *Energies*, *10*(12), 1-18. Article 1968. <https://doi.org/10.3390/en10121968>

Important note

To cite this publication, please use the final published version (if applicable).
Please check the document version above.

Copyright


Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights.
We will remove access to the work immediately and investigate your claim.

Article

Impact of DC Voltage Enhancement on Partial Discharges in Medium Voltage Cables—An Empirical Study with Defects at Semicon-Dielectric Interface

Aditya Shekhar ^{1,2,*}, Xianyong Feng ^{1,†}, Angelo Gattozzi ¹, Robert Hebner ¹, Douglas Wardell ¹, Shannon Strank ¹, Armando Rodrigo-Mor ², Laura Ramírez-Elizondo ² and Pavol Bauer ²

¹ Center for Electromechanics, The University of Texas at Austin, 10100 Burnet Rd CEM Bldg. 133, Austin, TX 78758, USA; x.feng@cem.utexas.edu (X.F.); a.gattozzi@cem.utexas.edu (A.G.); r.hebner@cem.utexas.edu (R.H.); d.wardell@cem.utexas.edu (D.W.); s.strank@cem.utexas.edu (S.S.)

² Electrical Sustainable Energy, Delft University of Technology, Mekelweg 4, Delft 2628 CD, The Netherlands; A.RodrigoMor@tudelft.nl (A.R.-M.); L.M.RamirezElizondo@tudelft.nl (L.R.-E.); p.bauer@tudelft.nl (P.B.)

* Correspondence: a.shekhar@tudelft.nl; Tel.: +31-(0)15-278-5744; Fax: +31-(0)15-278-1182

† These authors contributed equally to this work.

Received: 1 October 2017; Accepted: 22 November 2017; Published: 26 November 2017

Abstract: A scientific consensus is emerging on the benefits of direct current (DC) distribution in medium voltage (MV) power systems of ships and cities. At least 50% space savings and increased power transfer capacity are estimated with enhanced voltage DC operation of electric cables. The goal of this research is to contribute to developing the empirical knowledge on the insulation performance in order to validate the feasibility of such anticipated gains of DC versus alternating current (AC), and to determine the comparative impact of different operational conditions from a component engineering point of view. The partial discharge (PD) activity in cables is measured under AC and DC conditions as an indicator of insulation performance. Specifically, PDs in defects at the semicon-insulation interface are studied in terms of inception voltage, repetition rate and discharge magnitude. Empirical understanding is drawn for operating voltage and frequency dependence of the discharge behavior in such voids in the range of 10 to 20 kV and 0 to 0.1 Hz, respectively. The change in PD activity with void evolution post temperature-induced ageing process is explored.

Keywords: AC; comparison; DC; discharges; measurements; medium voltage; PD; partial discharges

1. Introduction

In shipboard power systems, space limitations make direct current (DC) a favorable option, as compared to alternating current (AC), as this can lead to reduction in cable size for the same power level [1,2]. This downsizing is envisioned not just in the cable's conductor size, but also in the insulation requirements. For land-based distribution grids, refurbished operation of underground AC cables under DC can deliver power more efficiently and at higher transfer capacity for the same thermal constraints, while avoiding extra investment in digging and infrastructure installation [3]. Furthermore, in urban areas, need for compact power redirection with emerging energy intensive distributed resources is driving the necessity of medium voltage (MV) DC distribution.

For these applications, an underlying assumption is that as compared to AC, a higher DC voltage can be imposed on the insulation [4–6]. Applying this principle, it was shown in [7] that, even with a conservative DC voltage enhancement factor of $\sqrt{2}$ times the r.m.s 50 Hz AC voltage, a capacity gain of at least 50% could be achieved. However, a definitive proof of this assumption and its impact on cable insulation life is still missing in the literature. The goal of this research is to contribute to developing

the empirical knowledge on the insulation performance in order to validate the feasibility of such anticipated gains of DC versus AC, and determining the comparative impact of different operational conditions from a component engineering point of view. The technique chosen for determining insulation performance is the measurement of partial discharge activity within the cable, with a specific focus on voids at semicon-dielectric interfaces.

1.1. Background on Partial Discharges in Insulation Systems

Solid insulation systems typically consist of dielectric materials of sufficiently high breakdown strengths bridging the gap between the high and low voltage electrodes. Their function is to provide mechanical support to the electrodes while withstanding electric and thermal stresses for long durations of time, sometimes on the order of tens of years as is the case with underground cable systems. Tiny voids present within the dielectric, as well as at electrode-insulation interface have much lower breakdown strengths, leading to partial discharges (PD) within these voids [8]. The detrimental effect of PDs resulting in material degradation due to modification in its chemical composition and its eventual complete breakdown has been discussed in [9]. In [10], it is mentioned that the rate of deterioration is expected to be greater for voids adjacent to the electrode, as compared to those completely enclosed within the dielectric. Therefore, this study concentrates on voids existing at semiconducting (semicon)-dielectric interface.

Two important parameters of PD behavior governing the lifetime performance of the insulation are the repetition rate (R_r), measured in number of discharge pulses per second, and discharge magnitude (D_m), usually measured in pico-Coulomb (pC). Deterioration depends on both R_r and D_m , but in different ways. R_r increases with applied voltage and frequency of operation [11,12]. The probable role of applied frequency, electric field and R_r in governing the deterioration limit is highlighted in [10,11]. Defining this limit as a certain discharge magnitude below which deterioration is negligible, these papers specify that it is not a sharp limit. Discussing how the void diameter has little effect on the rate of deterioration after a certain threshold, it was shown how discharges concentrate in deep un-carbonized pits of smaller diameter within the void [10]. Nevertheless, it can be inferred that the role of R_r and D_m in governing the insulation lifetime is intrinsically related.

Knowledge on the mechanism of void PD behavior and factors influencing its inception voltage, recurrence and evolution in time is necessary. A good discussion on these aspects is provided in [13–15]. Some aspects relevant in supporting our observations are discussed here.

1.1.1. PD Initiation

The two necessary conditions for a PD event are: (1) voltage across the void is greater than its breakdown strength; and (2) availability of free electrons to initiate the discharge.

The first condition determines the partial discharge inception voltage (PDIV), which is defined as the voltage above which discharge occurs, and depends on the kind of gas in the void, its pressure and the void dimensions. The breakdown phenomenon in an insulation void is consistent with the Paschen's curve [16]. The PDIV is usually 10–20% lower than the breakdown voltage obtained from the Paschen's curve [17]. It follows that, under the conditions of this experiment, the PDIV is possibly independent of frequency of applied voltage, a trend we observed under specific conditions in this work. This behavior was also reported previously in [18]. However, the presence of space charges and trapped surface charges may distort the field across the defect and may result in higher observed PDIV, particularly under DC conditions.

The second necessary condition implies that there is a finite time lag t_L after reaching PDIV, but before a discharge is initiated. This time lag in availability of electrons to initiate a discharge is stochastic, resulting in a statistical over-voltage ΔV [19]. It was shown that the D_m is proportional to ΔV [14], which, in turn, affects the residual voltage across the void after the discharge has occurred.

Physical location and dimensions of the void in the insulation system are also important. For example, a flat void perpendicular to the field can have a field enhancement by the dielectric

relative permittivity ϵ_r . The location may cause asymmetry in electric field, causing different discharge patterns with positive and negative polarities. However, most importantly, experimental data suggests that the material acting instantaneously as the cathode influences the discharge behavior. For example, the void can be between the inner semicon layer, which is in direct contact with the inner conductor and the insulation that surrounds it, or between the insulation and the outer semicon layer, which is in direct contact with the outer shield (Figure 1). In the first instance, assuming that the central conductor is at a positive voltage and the outer shield is grounded, the insulator wall would act as the cathode, whereas, in the second instance, it would be the anode. This role will reverse when the central conductor is at negative polarity. Based on the availability of free electrons, it is discussed in [20] how there is a greater tendency of discharges when the insulation wall acts as the cathode. On the other hand, the discharge magnitude is greater when the semicon wall in the void is negative [17]. However, unlike the observations in [17,20], the findings of [21] suggested that negative PDs have higher D_m as compared to positive PDs. The defects studied in the same reference were of different type at the termination of the MV High-density Cross-linked Polyethylene (XLPE) cable, but still involved the outer semicon layer and the insulation.




Figure 1. Cable geometry depicting different layers.

1.1.2. Recurrence

The recurrence of PD after a discharge event depends on the recovery time t_R during, which the voltage across the void builds from the residual voltage to its inception and the statistical lag time. The combined effect of these two ultimately determines the PD repetition rate and discharge magnitude. The relationships are illustrated in Equations (1) and (2):

$$R_r \propto \frac{1}{t_L + t_R}, \quad (1)$$

$$D_m \propto \Delta V. \quad (2)$$

It is discussed how t_L is inversely proportional to ΔV [22] which is independent of the applied voltage (V_a) [14,19]. These two relationships are illustrated in Equations (3) and (4):

$$t_L \propto \frac{1}{\Delta V}, \quad (3)$$

$$\Delta V \propto t_L V_a. \quad (4)$$

Equation (3) tells us that the statistical nature of time lag implies a spread in ΔV and, therefore, the observable D_m . Physically, Equation (3) intuitively that a higher ΔV decreases the expected statistical time lag [22], implying that this distribution in D_m will favour lower discharge magnitudes if all the other variables are constant. Equation (4) mandates that, with increasing applied voltage, t_L must be decreasing if ΔV is to be constant [19]. This in combination with Equation (1) implies that R_r may increase with applied voltage. On the other hand, t_{R4} depends inversely on the charge decay rate $\frac{d\rho}{dt}$, which is a function of void dimensions (area A , diameter d), conductivity (σ) and the average electric field (E_{ave}) [23] as illustrated in Equation (5):

$$\frac{d\rho}{dt} = function\left(\frac{d\sigma E_{ave}}{A}\right). \quad (5)$$

This means that t_R will decrease with increase in d , σ and E_{ave} , while increase with corresponding increase in A . This has implications on t_R according to Equation (1).

1.1.3. Void Evolution

Erosion and chemical degradation caused by the PDs lead to a gradual deterioration of the dielectric, which, in turn, changes the behavior of the PD [18]. This is important to take into account while empirically analyzing the data. We observed in our preliminary results that fundamental frequency AC quickly altered the test artificial void. Therefore, in order to minimize the detrimental effect of PDs while studying the trends, a frequency range of 0–0.1 Hz and an applied voltage range of 0–20 kV was used.

On the other hand, the way the void evolves as well as its subsequent effect on insulation performance is important to determine insulation life. For an ageing void at the metal–insulation interface, it was observed in Ref. [24] that the PD repetition rate decreases in time, accompanied with higher D_m and increasing PDIV. The same reference shows how trace conductor material from the copper electrode migrates towards the dielectric due to PD activity and ionized air particles. In [25], it is predicted based on the conductivity change due to the migration of metallic material towards the insulation layer that space charges may appear, thus decreasing the electric field under DC conditions. It would be interesting to explore whether the test samples used in this study exhibit the aforementioned behavior and determine some empirical understanding about its trend with the considered operating conditions, but this information is yet unavailable as of this writing.

1.1.4. PD Behaviour with AC versus DC Applied Voltage

It has been suggested that the PD rate in cable insulation with DC operation is lower than AC under similar conditions [15,26]. This is because the DC time constant τ determined from the cable insulation parameters governs the PD R_r . It was discussed in Ref. [15] that, unlike the case of commercial 50–60 Hz AC, where the $\frac{dV}{dt}$ influences the repetition rate, τ is orders of magnitude higher than the theoretical value that would give equivalent PD R_r . This relationship is illustrated in Equation (6), derivation for which is shown in Ref. [15]:

$$\frac{dV}{dt} = \frac{V}{\tau}. \quad (6)$$

Our initial tests on artificially created voids embedded within insulation of Ethylene Propylene Rubber (EPR) and XLPE MV (5–30 kV) cables showed that DC voltage enhancement of at least five times could still give significantly lower PD R_r . The insulation performance over its lifetime also depends on the PDIV. Furthermore, under DC voltage, space charges are able to develop when there is conductivity gradient in the dielectric (due to thermal gradient, electrode migration or carbonization), leading to field distortion and lowering of PD activity if polarity reversal is avoided. A good theoretical discussion on space charges relevant to the conditions of our study is provided in Ref. [25]. A broader perspective on the role of space charges in bringing the insulation to failure is offered in Ref. [27]. Another reason may be that, since steady-state DC electric field is governed by the conductivity of the materials, the field strength in the void is much less than that in dielectric, which may result in less PDs under DC voltage.

1.2. Research Focus

The focus of our paper is to develop empirical knowledge on PD behavior in a void at the semicon-dielectric interface of a medium voltage EPR power cable. The inferences derived from our observations will be supported by the principles discussed in Section 1.1. Measured trends at medium voltage levels (0–20 kV) and low frequency (0.01–0.1 Hz) will be analyzed as compared to DC. Change in discharge activity with void evolution will be studied in order to gather understanding on the operational practices under DC that would at least maintain the same expected insulation performance as in the case of AC.

2. Experimental Setup and Test Procedure

The schematic of the test setup is shown in Figure 2.




Figure 2. Schematic of the setup for PD measurements in test cable under AC and DC voltages.

Cable samples of 1.5 m were used and the layers at the termination at both ends were cut in a graded manner to ensure uniformly varying stress. These cable terminations were immersed in transformer oil to minimize partial discharges at these locations [28]. The C-L-3C filter, with $C = 2$ nF and $L = 40$ mH arranged in a configuration as shown in Figure 2, has increasing attenuation greater than -6 dB above 10 kHz, thus filtering noise from the high voltage (HV) supply. The HV inductor of the filter is also completely submerged in the oil.

The high frequency current transformer (HFCT) was used to capture the small signals generated by the PD in the cable dielectric. The connection was such that a positive PD was recorded when

the polarity of the inner conductor was positive. All the power equipment was reliably grounded for safe and accurate PD measurement. The data were processed by the IEC 60270 compliant [29] PD Smart system manufactured by Doble (Watertown, MA, USA) with a band-pass of 100–500 kHz and transferred to a computer for visualization. Unless otherwise mentioned, the threshold for PD measurement was set at 10 pC.

A high current DC power supply capable of providing up to 600 A was used to heat the cable sample. Isolators CB1 and CB2 (shown in Figure 2) were installed to manually disconnect the high current supply during HV tests. Simultaneous operation of a high current and HV supply was avoided as this operation posed safety concerns. Furthermore, the 600 A DC source created significant radiated noise, which obfuscated the measurement from the HFCT. To hold the test sample temperature at the desired value during HV tests, the oil in the tanks at both ends could also be heated up to 80 °C using immersion heating rods. The mathematical basis and experimental validation of this method is presented in [30]. Since the present paper only reports data at room temperature, the high current set-up was used only to thermally age the cable and the oil heating apparatus was not used.

The physical realization of the experimental setup at the test site is shown in Figure 3. The setup includes an HV power supply (either AC or DC), a C-L-3C filter, test cable, HFCT, and PD measurement equipment (Doble PD Smart).




Figure 3. Experimental set-up for PD measurements in test cables under AC and DC voltages.

Figure 4 shows a snapshot of two test cables being prepared with artificial defects in the insulation at its interface with the outer semicon-layer. The location of the artificial void of 1 mm depth and 6 mm diameter in the cable at the interface of the outer semicon-layer and the insulation is shown. The dimensions of the void were chosen to achieve clear differentiation between PD activity and noise.

A good discussion on the PD activity with different void dimensions is provided in Ref. [23]. Note that this insight is offered for artificial voids completely encompassed by the insulation.

The rectangular segments of the outer layer, metallic shield and the semicon layer are carefully removed one by one without damaging the outer surface of the cable insulation. Then, an artificial defect of the desired dimensions can be drilled. The bottom surface of the defect is made to be as smooth as possible. The image shows how the Epoxy resin is applied at the surface around the defects to firmly fix the semicon-layer. Finally, the metallic shield and the outer protective sheath are reattached to obtain the test cable samples.




Figure 4. Preparation of test cables with artificial defects at outer semicon layer and dielectric interface (a) snapshot of actual samples; (b) side view depicting defect location and dimensions.

The snapshots of a test cable post breakdown is shown in Figure 5.




Figure 5. Snapshots of the test cable in different stages of the complete breakdown experiment: (a) Post-breakdown image; (b) Void condition.

In Figure 5a, the post breakdown semicon layer segment above the artificial defect is shown. A pinhole developed in this damaged layer is highlighted. After reopening the semicon layer, Figure 5b shows the carbonized insulation layer. These images provide physical evidence of significant discharge activity at the defect location. The analysis results presented in this paper are from a different cable sample with identical specifications, void dimensions and preparation procedure.

A healthy undamaged cable was tested under similar conditions in the set-up and no discharge activity was measured in this configuration. This observation, together with the physical evidence of localized post-breakdown at the artificial defect, increased confidence that the measurement results offered in this paper are partial discharges in the insulation layer void created at its interface with the semicon layer.

In addition, testing was performed to determine if the process of preparing the artificial void resulted in unintended excessive PD activity. For this purpose, the procedure described by Figure 4a was followed without creating the artificial void in a separate cable sample of identical specifications.

In other words, the semicon layer was removed and re-fixed similar to the test sample without drilling the void. The altered cable was then tested in the same ranges of frequencies and applied voltages. Measurement results for PD repetition rate of defect cable as compared to the one without defect is shown in Table 1.

It can be observed that, even at the highest test voltage level of 20 kV, the total PD activity is significantly lower in the cable in which no defect is present even though the semicon layer had been previously removed and replaced. Furthermore, the values reported in Table 1 for the altered cable were predominantly out of phase with the applied voltage, a condition that indicates that the source of the measured PD activity was located outside the cable (this point will be discussed in more detail later). In conclusion, the confidence level that the PD activity measured in the cable with a void defect does indeed result from the void itself is very high.

Table 1. PD repetition rate for cable with (a) defect (Negative: $R_{\text{defect,neg}}$, Positive: $R_{\text{defect,pos}}$) (b) no defect (Negative: $R_{\text{no_defect,neg}}$, Positive: $R_{\text{no_defect,pos}}$) with different frequencies at 20 kV voltage.

f_a (Hz)	$R_{\text{defect,neg}}$ (s^{-1})	$R_{\text{no_defect,neg}}$ (s^{-1})	$R_{\text{defect,pos}}$ (s^{-1})	$R_{\text{no_defect,pos}}$ (s^{-1})
0	-	-	2	<0.005
0.01	1	<0.01	1	<0.01
0.1	11	<0.1	9	<1

3. DC Voltage Enhancement Ratio with Respect to the Fundamental AC

The preliminary results of this section were presented in [31]. A 5 kV EPR cable (5 kV 133% insulation Cu EPR cable) with an artificial defect was used. The defect was a cylindrical void of 6 mm diameter and 1 mm depth. It was created at the interface of the inner semicon layer and insulation.

This is considered to be the worst case scenario as the void is not internal to the insulation [10]. Furthermore, the location is such that the void experiences the maximum electric field. In the first test, the cable was tested under 60 Hz AC voltage. In the second test, the same sample was tested under DC voltage. The operating condition was at ambient room temperature and pressure. The voltage was slowly raised until the PDIV and the PD was measured from HFCT installed around the ground return from the cable shield using a PD Smart meter. The connection was made such that a positive PD corresponded to a positive cycle of the applied voltage.

The pattern diagrams for partial discharges measured at 4.5 kV rms 60 Hz AC and 6.6 kV DC are shown in Figures 6 and 7, respectively. Note that the internal meter voltage reference shown in the figures is delayed with respect to the actual imposed AC voltage by 130 degrees: this must be considered in evaluating the expected phase angle at which the discharges are observed in Figure 6.




Figure 6. Pattern diagram for partial discharges under 4.5 kV rms AC conditions.




Figure 7. Pattern diagram for partial discharges under 6.6 kV DC conditions. (the blue line is the internal voltage reference of PD smart meter and not the applied voltage, which is DC in nature.)

In the DC case at 6.6 kV, which was the PDIV, the repetition rate was sporadic at ≈ 5 pulses per second. In the AC case, the repetition rate was much higher at 200 per second at 4.5 kV rms 60 Hz voltage (with a peak voltage of 6.4 kV). The PDIV for 60 Hz AC was 3.5 kV rms (almost 5 kV peak) at which the repetition rate was 5–70 pulses per second with an average of pulses 20 pulses per second. The maximum discharge magnitude was the same (≈ 2 nC) for both AC and DC and the PD activity was audible.

When the cable was retested under 60 Hz AC sine wave, the PDIV had increased from 3.5 kV to 4 kV rms, at which the rate was two pulses per second. Furthermore, at 4.5 kV rms, the rate had decreased from 200 pulses per second to 100–120 pulses per second. This behavior could possibly indicate the change in conductivity in the vicinity of the void.

Under repeated DC testing, no PD activity was observed until 7.2 kV. At 7.8 kV DC, PD activity was observed, but immediately there was significant audible PD activity near the void location and, shortly thereafter, the HV DC supply tripped, indicating complete breakdown of the cable.

4. Void Discharge Behavior with Applied Voltage and Frequency

Experience with the cable sample from Section 3 showed that the void quickly deteriorated. It was decided to perform the next experiments at a lower frequency range of 0.01–0.1 Hz, thus minimizing the deterioration while studying the trends. A second 5 kV 133% insulation Cu 2 EPR cable sample was prepared with an artificial void of 6 mm diameter and 1 mm depth. However, this time, the void was located at the interface of outer semicon layer and the insulation as highlighted in Figure 4.

Figure 8 shows the distribution of the PD R_r with respect to D_m for different voltage levels from 10 to 20 kV in steps of 2 kV. The results are shown for DC, as well as 0.01 Hz and 0.1 Hz sine wave. The voltages are stated in terms of their peak for sinusoidal voltages. The experiments are conducted at room temperature (22 °C). All measurements, done on the same day with DC tests last, are listed as ‘Test Series 1’ in Table 2. The duration of test and PDIV are reported.




Figure 8. Voltage dependence of PD discharge magnitude versus repetition rate for (a) 0.1 Hz; (b) 0.01 Hz; (c) DC.

Table 2. Linear regression results for empirically measured variation in a total repetition rate with applied voltage for different frequencies at room temperature.

f_a (Hz)	Time (min)	$V_{i,obs}$ (kV)	Positive R_{tot}			Negative R_{tot}		
			m ($\text{kV}^{-1}\text{s}^{-1}$)	V_{inc} (kV)	R^2	m ($\text{kV}^{-1}\text{s}^{-1}$)	V_{inc} (kV)	R^2
Test Series 1 (Threshold: 10 pC)								
0	25	7	0.18	7	0.99	-	-	-
0.01	45	8	0.09	7	0.97	0.12	8	0.96
0.1	20	9	0.83	10	0.98	1.05	10	0.98
Test Series 2 (Threshold: 10 pC)								
0.01	25	10	0.06	10	0.96	0.06	10	0.95
0.03	30	12	0.19	12	0.99	0.18	12	0.98
0.05	30	12	0.33	11	0.99	0.34	12	0.996
0.07	30	12	0.44	12	0.98	0.41	11	0.98
Test Series 3 (Post-Thermal Room Temperature, Threshold: 10 pC)								
0	7	-	-	-	-	-	-	-
0.01	30	18	-	-	-	-	-	-
0.05	30	12	0.32	12	0.99	0.3	12	0.99
0.1	30	12	0.48	10	0.99	0.6	11	0.99

The following trends can be observed:

- Both negative and positive PD R_r have a specific distribution pattern with respect to the D_m , with a maximum (R_{max}) at 10 pC. The distribution is asymmetrical, with negative R_r having higher

values for lower D_m as compared to positive R_r . We know that the electric field across the void is asymmetrical due to the relatively large void size and the cylindrical cable geometry [23]. However, a more convincing reasoning for the asymmetry in distribution comes from considering the material in the role of cathode in each case [17,20]. When the inner conductor is at negative polarity (resulting in measured negative PDs), the EPR insulation wall acts as the cathode, thus exhibiting a higher rate of discharges consistent with observations in [20]. During positive polarity, however, the semicon layer is the cathode, resulting in higher over-voltages, and, therefore, higher discharge magnitudes [17,19].

- As the applied voltage is increased, the PD R_r increases for both positive and negative sides. Its distribution pattern with respect to discharge magnitude and the position, where R_{\max} occurs does not vary significantly. The theory presented in [14,19] supports these observations. Furthermore, the charge decay rate increases with average field across the void, and, therefore, the recovery time decreases [23].
- The value of R_{\max} increases with applied voltage, but this trend is not always followed. For instance, as we go higher in voltage from 16 kV DC to 20 kV DC in Figure 8c, R_{\max} decreases. This behaviour will be further explored in the subsequent section.
- As frequency is increased from 0.01 Hz to 0.1 Hz, the R_r significantly increases. The relationship between $\frac{dV}{dt}$ and repetition rate is explained in [15]. With higher applied frequency, the lag time t_L is expected to decrease. The position at which R_{\max} occurs does not change significantly. With higher frequencies, greater levels of over-voltages (on which the D_m depends) above the PDIV are achievable more quickly. However, with higher over-voltages, the statistical time lag decreases [22].
- There are only positive PDs under DC conditions, which is expected, as there is no polarity reversal. While negligible PDs can be observed in the negative side, for DC, these signals are considered to be caused by processes outside the cable under test, thus essentially extraneous to our experiment and equivalent to noise. The positive R_r under DC voltages is higher than the positive R_r under 0.1 Hz. However, the sum of positive and negative R_r for 0.01 Hz is greater, indicating that the total PD activity in time is slightly greater than DC.

4.1. Voltage Dependence

Figure 9a,b describe the trend of negative and positive R_{\max} with respect to applied voltage.




Figure 9. Voltage dependence of maximum PD repetition rate for (a) negative rate; (b) positive rate.

Results are shown for DC, 0.01 Hz and 0.1 Hz. The sinusoidal voltages are represented by their peak magnitudes. The positive R_{\max} for DC is higher than that for 0.01 Hz and also for that of 0.1 Hz in the lower voltage range. The negative R_{\max} is nearly double the positive for both 0.01 Hz and 0.1 Hz. A direct dependence with increasing sinusoidal voltages was observed, but this is not the case with DC, where the trend is less predictable. To derive a deeper understanding, R_{tot} , the total repetition rate cumulative over all discharge magnitudes, is shown in Figure 10 with respect to applied voltage.




Figure 10. Voltage dependence of total PD repetition rate for (a) negative rate; (b) positive rate.

The following inferences can be drawn:

- Under similar applied voltage and frequency conditions, the positive and negative R_{tot} have comparable values. This observation from Figure 10, in combination with Figure 8, possibly implies that the discharges are occurring in the same void with a specific R_r distribution in D_m .
- The difference in positive and negative R_{\max} in Figure 9, in combination with the above inference, indicates that a greater number of higher D_m positive PDs are present as compared to negative PDs. For negative PDs, a higher number of lower D_m are observed. This behavior is in agreement with the observations of the role of cathode material described in [17,20], leading to asymmetry in the PD activity during positive and negative voltage cycles.
- The total PD activity with 0.01 Hz (sum of positive and negative R_{tot}) is slightly higher than the PD activity under DC conditions.
- While the observed trend in R_{\max} under DC conditions was less predictable, R_{tot} consistently increases with voltage.
- The frequency dependent increase in R_{tot} is more significant for voltages higher than the PDIV. While PD repetition rate is an important factor governing the insulation life [11], inception voltage is also relevant. The inception voltage showed weak dependence on applied frequency in the conditions tested in this study, in agreement with similar observations made in [18]. It is important to know whether inception voltage of PD activity is above the nominal operating value if the DC voltage enhancement factor, as compared to AC, is to be determined based on the insulation performance over its lifetime.

After the series of tests discussed above (Series 1), two more series of tests were conducted. These test series comprised of experiments conducted on the cable sample to investigate the gradual deterioration due to PD activity. Each series was conducted in one day. The discussion up to this point

was based on ‘Test Series 1’. ‘Test Series 2’ was conducted as a verification of the first series and to understand the frequency trend in more detail. Finally, ‘Test Series 3’ was conducted after thermal exposure of the sample to understand the PD behavior after void evolution. Applied voltage was varied from 0–20 kV in steps of 2 kV for each test and the rate distribution over discharge magnitudes was measured for 5 min.

In order to quantify the observed empirical trends numerically, the linear regression tool was used. It should be noted that the parameters presented herein are used solely to study the comparative trends with applied voltages and frequency specific to this study and may change with different operating conditions and void evolution. The theoretical model attempting to derive the underlying physics is discussed in [32]. To correlate the parameters of the trend-line equation with physical quantities, Equation (7) was used:

$$R_{\text{tot}}(V_{a,\text{peak}}, f_a) = \underbrace{\frac{dR_{\text{tot}}(V_{a,\text{peak}}, f_a)}{dV_{a,\text{peak}}}}_m (V_{a,\text{peak}} - V_{\text{inc}}(f_a)), \quad (7)$$

where $R_{\text{tot}}(V_{a,\text{peak}}, f_a)$ is the total PD repetition rate (either positive or negative) in s^{-1} dependent on the applied voltage and frequency and $V_{a,\text{peak}}$ is the peak of the applied voltage in kV. The slope m is the variation of $R_{\text{tot}}(V_{a,\text{peak}}, f_a)$ with respect to the applied voltage with units $\text{kV}^{-1} \text{s}^{-1}$. The constant term $V_{\text{inc}}(f_a)$ is the estimated PDIV in kV. The slope m and constant term $V_{\text{inc}}(f_a)$ are the parameters estimated using regression analysis to fit the linear equation defined in Equation (7) onto the measured variation in total PD repetition rate with peak applied voltage at different frequencies. The results of the regression analysis are presented in Table 2. The parameters were obtained from the curve fitting tool of MATLAB (R2016b, The Mathworks, inc., Natick, MA, USA), including the coefficient of determination (R^2) indicating the goodness of fit. Time for which the experiment was conducted and the observed PDIV $V_{i,\text{obs}}$ are also tabulated.

The high R^2 value, greater than 0.95 and sometimes as high as 0.99, indicates acceptable confidence on the goodness of fit of the proposed linear relationship between total PD repetition rate with applied peak voltage. The slope m for DC is double that for positive R_{tot} in case of 0.01 Hz, mathematically supporting the empirical inference that the time for which HV is imposed governs the PD behavior. At this extremely low frequency, the influence of $\frac{dV}{dt}$ on PDs is not observable. Furthermore, sinusoidal polarity reversal every 50 s does not significantly affect the discharge behavior in terms of R_{tot} and its variation with peak applied voltage as compared to DC. The PDIV is also similar.

In order to gain statistical significance of the linearity of R_{tot} with applied voltages that curve fitting indicates, further experiments were conducted for PD activity at 0.03 Hz, 0.05 Hz and 0.07 Hz and different voltage levels. These are listed under ‘Test Series 2’ in Table 2. The experiments suggest a strong linear relationship between $R_{\text{tot}}-V_{a,\text{peak}}$ at all measured frequencies, within the voltage range studied. These results also offered insight on the frequency dependence of PD activity, which is discussed in the subsequent section.

4.2. Frequency Dependence

Figure 11 shows that the slope of the voltage variation in both positive and negative R_{tot} nonlinearly increases as the applied frequency is increased.




Figure 11. Frequency dependence of the voltage variation in R_{tot} .

This increase showcases the greater influence of $\frac{dV}{dt}$ than the PDIV on the PD activity. The nonlinearity is understandable, considering that the time for which the voltage is higher than inception, as well as the $\frac{dV}{dt}$ imposed during such voltages, are nonlinear functions of frequency. It cannot be inferred from these results, however, whether the effect of $\frac{dV}{dt}$ itself on the PD activity is nonlinear. Addressing this question is relevant from a transient behavior standpoint but is beyond the scope of this research.

Furthermore, evidence suggests that the void gradually evolves, leading to higher PDIV and lower PD repetition rates with higher discharge magnitudes. Such observations and their possible reasons were also reported in [24]. Since tests for 0.03 Hz, 0.05 Hz and 0.07 Hz were conducted later, the artificial void had already been subjected to considerable aging under HV. The evidence of void evolution is revisited in the subsequent section. In Figure 12, the results for frequency variation in R_{tot} for select applied voltages are shown.




Figure 12. Frequency dependence of total PD repetition rate for (a) negative rate; (b) positive rate.

The nonlinear dependency of PD activity on frequency is visible in this figure. The slope is similar for positive and negative PD activity. From the results, there is no clear trend indicating that one is discernibly higher than another at this voltage and frequency range.

4.3. Void Evolution

Low frequency was used to study the trends in PD activity while minimizing their deleterious effect on AC voltages. It is, however, also interesting to see how the void evolves in time. After imposing high temperature (HT) (measured 60 °C at the sheath), post-thermal, room temperature tests were conducted. These are presented as ‘Test Series 3’ in Table 2. The repetition rate distribution

with discharge magnitude for different voltages in ‘Test Series 3’ is shown for 0.1 Hz, 0.01 Hz and DC in Figure 13.




Figure 13. PD discharge magnitude versus repetition rate for different voltages in ‘Test Series 3’ (a) 0.1 Hz; (b) 0.01 Hz; (c) DC.

It can be observed that the repetition rate is significantly lower as compared to those presented in Figure 8. It was observed that the PDIV had significantly increased as compared to ‘Test Series 1’. For 0.1 Hz and 0.05 Hz, the inception was observed at 12 kV, while, for 0.01 Hz, it was at 18 kV. For DC, no positive PD was observed even at the maximum imposed voltage of 20 kV. It is possible that the space charges and conductivity change are playing a role as predicted in [24,25]. Observations suggest that ageing resulted in EPR conductivity larger than the unaged case in the vicinity of the void since it is much easier to induce space charge at the same voltage level. Since 20 kV is applied on a 5 kV cable (2.9 mm insulation thickness), considerable space charges can develop [33]. Specific to the voids at the semicon-dielectric interface of the cable, evolution of voids are accompanied by metal migration towards the dielectric material. This erosion changes the conductivity of the void walls, leading to change in PD behavior. For example, the copper content at the EPR surface was 0.2% [24]. The similar phenomenon could be expected with the semicon-interface.

Figure 14 shows the distribution of PD R_r with respect to D_m for 0.1 Hz sinusoidal AC from Test Series 1 and 3 measurements.




Figure 14. Evidence of void evolution for 0.1 Hz AC sinusoidal wave at 20 kV.

It can be observed that the total PD rate is significantly lower with ageing. There is, however, an increase in the PDs at higher discharge magnitudes. This is consistent with the observations in [24].

5. Conclusions

The PD activity in the artificial void at the semicon-dielectric interface has been observed to linearly increase with applied voltage in the range 10–20 kV for 0.01–0.1 Hz frequencies as well as DC. The maximum of repetition rate distribution over the discharge magnitude occurred at 10 pC and did not shift position with varying applied voltage and frequency. The increase in repetition rate with frequency appeared nonlinear, but this could be due to the void evolution.

The density distribution of PD repetition rate was asymmetrical, with negative PDs having a higher maximum of repetition rate distribution over the discharge magnitude, but positive PDs having higher repetition rate at higher discharge magnitudes as compared to the negative PDs. Similar evidence was reported in [17,20]. The total repetition rates, however, were found to be comparable.

In the initial tests, the total PD repetition rate at DC voltage was lower as compared to AC sinusoidal voltage. However, it was observed to be comparable to 0.01 Hz AC voltage results. The PDIV did not exhibit observable frequency dependence. Therefore, it is important to know whether the PDIV is above the nominal operating value if the DC voltage enhancement factor as compared to AC is to be determined based on the insulation performance over its lifetime.

In agreement with the preliminary tests using 60 Hz AC sinusoidal wave on the 5 kV Cu 2/0 EPR cable, the second sample (5 kV Cu 2/0 EPR cable) showed signs of gradual deterioration over time even when subject to low frequencies. The PD activity had lower repetition rate and higher PDIV after a high temperature exposure at 60 °C, while, at the same time, higher discharge magnitudes were observed. No PD activity was seen until 20 kV with DC voltage at room temperature after the void had evolved. This could possibly indicate the change in void surface conductivity and effect of space charges predicted in [25] due to the phenomenon of semiconductor layer material migration consistent with the observations of [24].

The main observation is that the PD rate under DC voltage is significantly lower than that under 0.1 Hz and 60 Hz AC sinusoidal voltages with the same peak value. The intentional void did evolve over time, especially under the thermal exposure. The preliminary observation and test experience on medium voltage cables with intentional defects made us gain more confidence on our hypothesis that DC voltage helps to reduce cable weight/volume as compared with 50/60 Hz voltages. Obviously, more extensive experimental tests and theoretical investigations are still required to support this hypothesis.

Acknowledgments: This work is based on research supported by, or in part by, the U.S. Office of Naval Research under award number N00014-16-1-2956. The work was co-supported, or in part by, Topconsortia voor Kennis en Innovatie (TKI) switch2smart grids grant and Partners in International Business (PIB) initiative of The Netherlands.

Author Contributions: Aditya Shekhar and Xianyong Feng were involved with conducting the experiments and analysing the data. Angelo Gattozzi, Armando Rodrigo-Mor and Laura Ramirez-Elizondo shared their experience and insights at different stages of the study. Douglas Wardell provided laboratory experience and had a role in developing the experimental set-up. Shannon Strank was responsible for project management, streamlining the goals and progress. Robert Hebner and Pavol Bauer were responsible for the direction of the project and provided feedback on the experimental approach and data interpretation during the course of the study.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Hebner, R.E.; Gattozzi, A.L.; Pekarek, S.D. Performance assurance for DC cables for electric ships. In Proceedings of the 2015 IEEE Electric Ship Technologies Symposium (ESTS), Alexandria, VA, USA, 21–24 June 2015; pp. 343–348.
2. Shekhar, A.; Ramírez-Elizondo, L.; Bauer, P. DC microgrid islands on ships. In Proceedings of the 2017 IEEE Second International Conference on DC Microgrids (ICDCM), Nuremberg, Germany, 27–29 June 2017; pp. 111–118.
3. Shekhar, A.; Kontos, E.; Mor, A.R.; Ramírez-Elizondo, L.; Bauer, P. Refurbishing existing MVAC distribution cables to operate under DC conditions. In Proceedings of the 2016 IEEE International Power Electronics and Motion Control Conference (PEMC), Varna, Bulgaria, 25–28 September 2016; pp. 450–455.
4. Arrillaga, J. Liu, H.Y., Watson, N.R. *Flexible Power Transmission: The HVDC Options*; Wiley: Hoboken, NJ, USA, 2007.
5. Clerici, A.; Paris, L.; Danfors, P. HVDC conversion of HVAC lines to provide substantial power upgrading. *IEEE Trans. Power Deliv.* **1991**, *6*, 324–333.
6. Larruskain, D.M.; Zamora, I.; Abarrategui, O.; Aginako, Z. Conversion of AC distribution lines into DC lines to upgrade transmission capacity. *Electr. Power Syst. Res.* **2011**, *81*, 1341–1348.
7. Shekhar, A.; Kontos, E.; Ramírez-Elizondo, L.; Rodrigo-Mor, A.; Bauer, P. Grid capacity and efficiency enhancement by operating medium voltage AC cables as DC links with modular multilevel converters. *Int. J. Electr. Power Energy Syst.* **2017**, *93*, 479–493.
8. Morshuis, P. Partial Discharge Mechanisms. Ph.D. Thesis, Delft University of Technology, Delft, The Netherlands, 1993.
9. Tanaka, T. Internal Partial Discharge and Material Degradation. *IEEE Trans. Electr. Insul.* **1986**, *EI-21*, 899–905.
10. Mason, J.H. Breakdown of insulation by discharges. *Proc. IEE Part IIA Insul. Mater.* **1953**, *100*, 149–158.
11. Kreuger, F.H. Detection and Location of Discharges: In Particular in Plastic Insulated High Voltage Cables. Ph.D. Thesis, Delft University of Technology, Delft, The Netherlands, 1961.
12. Kreuger, F.H. *Industrial High DC Voltage*; Delft University of Technology Press: Delft, The Netherlands, 1995.
13. Bartnikas, R. Partial discharges. Their mechanism, detection and measurement. *IEEE Trans. Dielectr. Electr. Insul.* **2002**, *9*, 763–808.
14. Devins, J.C. The 1984 J. B. Whitehead Memorial Lecture the Physics of Partial Discharges in Solid Dielectrics. *IEEE Trans. Electr. Insul.* **1984**, *EI-19*, 475–495.
15. Morshuis, P.H.F.; Smit, J.J. Partial discharges at DC voltage: Their mechanism, detection and analysis. *IEEE Trans. Dielectr. Electr. Insul.* **2005**, *12*, 328–340.
16. Hall, H.C.; Russek, R.M. Discharge Inception and Extinction in Dielectric Voids. *Proc. IEE Part II Power Eng.* **1954**, *101*, 47–55.
17. Mason, J.H. The deterioration and breakdown of dielectrics resulting from internal discharges. *Proc. IEE Part I Gen.* **1951**, *98*, 44–59.
18. Hogg, W.K.; Walley, C.A. Breakdown of insulation by partial discharges. Influence of supply frequency on discharge characteristics. *Proc. Inst. Electr. Eng.* **1970**, *117*, 261–268.
19. Fromm, U.; Kreuger, F.H. Statistical behaviour of internal partial discharges at DC voltage. *Jpn. J. Appl. Phys.* **1994**, *33*, 6708.
20. Paoletti, G.J.; Golubev, A. Partial discharge theory and technologies related to medium-voltage electrical equipment. *IEEE Trans. Ind. Appl.* **2001**, *37*, 90–103.
21. Fynes-Clinton, D.; Nyamupangedengu, C. Partial discharge characterization of cross-linked polyethylene medium voltage power cable termination defects at very low frequency (0.1 Hz) and power frequency test voltages. *IEEE Electr. Insul. Mag.* **2016**, *32*, 15–23.

22. Nagata, S.; Nakayama, H.; Inuishi, Y. Overvoltage characteristics of partial discharges in voids. In Proceedings of the Conference on Electrical Insulation Dielectric Phenomena—Annual Report 1972, Buck Hill Falls, PA, USA, 23–25 October 1972; pp. 157–164.
23. Illias, H.A.; Tunio, M.A.; Bakar, A.H.A.; Mokhlis, H.; Chen, G. Partial discharge phenomena within an artificial void in cable insulation geometry: experimental validation and simulation. *IEEE Trans. Dielectr. Electr. Insul.* **2016**, *23*, 451–459.
24. Florkowska, B.; Roehrich, J.; Zydron, P.; Florkowski, M.; Rybak, A. Interaction of conductor with polymeric materials (XLPE/EPR) at partial discharges. *IEEE Trans. Dielectr. Electr. Insul.* **2012**, *19*, 2119–2127.
25. Hjerrild, J.; Holboll, J.; Henriksen, M.; Boggs, S. Effect of semicon-dielectric interface on conductivity and electric field distribution. *IEEE Trans. Dielectr. Electr. Insul.* **2002**, *9*, 596–603.
26. Fromm, U. Interpretation of partial discharges at DC voltages. *IEEE Trans. Dielectr. Electr. Insul.* **1995**, *2*, 761–770.
27. Montanari, G.C. Bringing an insulation to failure the role of space charge. *IEEE Trans. Dielectr. Electr. Insul.* **2011**, *18*, 339–364.
28. Chan, J.C.; Duffy, P.; Hiivala, L.J.; Wasik, J. Partial discharge. VIII. PD testing of solid dielectric cable. *IEEE Electr. Insul. Mag.* **1991**, *7*, 9–16.
29. International Electrotechnical Commission (IEC). *High-Voltage Test Techniques—Partial Discharge Measurements*; IEC 60270:2000+AMD1:2015; IEC: Geneva, Switzerland, 2015.
30. Shekhar, A.; Feng, X.; Hebner, R.; Gattozzi, A.; Strank, S.; Mor, A.; Ramirez-Elizondo, L.; Bauer, P. Thermal Modelling and Experimental Validation for Research on Medium Voltage DC Cables. In Proceedings of the 2017 IEEE PES General Meeting, Chicago, IL, USA, 16–20 July 2017.
31. Shekhar, A.; Feng, X.; Hebner, R.; Gattozzi, A.; Strank, S.; Mor, A.; Ramirez-Elizondo, L.; Bauer, P. Electric Cables in Ships and Cities—Can Higher dc Voltage be Imposed as Compared to ac? In Proceedings of the Energy Open International Workshop, Enschede, The Netherlands, 18–19 May 2017.
32. Niemeyer, L. A generalized approach to partial discharge modeling. *IEEE Trans. Dielectr. Electr. Insul.* **1995**, *2*, 510–528.
33. Bodega R. Space Charge Accumulation in Polymeric High Voltage DC Cable Systems. Ph.D. Thesis, Delft University of Technology, Delft, The Netherlands, 2006.



© 2017 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).