

Influence of the metal inter-layer on resistive random access memory forming voltage

by

Jiaze Li

Student number: 5700124

to obtain the degree of Master of Science at the Delft University of Technology

Affiliation: Department Materials Science and Engineering
Faculty of Mechanical Engineering, TU Delft

Thesis committee: Prof. Dr. M.H.F. Sluiter (Chair Supervisor), TU Delft
Prof. Dr. Ryoichi Ishihara (Daily Supervisor), TU Delft
Prof. Dr. Sid Kumar, TU Delft
Prof. Dr. Sten Vollebregt, TU Delft

Abstract

Neuromorphic computing, a novel computing configuration inspired by the brain, aims to perform calculations based on physical neurons and synapses, attracting significant attention in recent years. Resistive random access memory (RRAM) shows great potential in this field, demonstrating high operation speed, nanoscale scalability, long retention time, non-volatile performance, and a simple structure.

Despite the promising performance of RRAM, a high forming voltage potentially hinders the widespread application of the device. This thesis aims to diminish and eliminate the forming voltage. To achieve this, different metals were inserted between the insulator layer and the bottom electrode of the RRAM, serving as an interface metal layer. The interface metal was expected to introduce oxygen vacancies to the insulator, thereby decreasing the forming voltage. Advanced nanofabrication processes were employed in the cleanroom, and a related recipe was developed. The influence of layer thickness and device area was also studied to gain a comprehensive understanding. Among all the samples, Ru-based devices were observed to be forming-free.

Data analysis methods were applied to model the data, with the random forest method found to be the most suitable, achieving an accuracy of 82.4%. The model was verified by measurements of 10 nm Ru-based devices. Feature importance was then calculated to interpret the model. The four most important features determining the forming voltage are the thickness, standard electrode potential, area, and work function of the interface metal. This work adopts a new approach to eliminating the forming voltage, not only providing a forming-free device but also offering a guideline for future research on forming voltage.

Acknowledgements

I would like to express my deepest gratitude to all those who have supported and guided me throughout the completion of this thesis.

First and foremost, I wish to thank my supervisors, Prof. Dr. M.H.F. Sluiter and Prof. Dr. Ryoichi Ishihara, for their invaluable guidance and support throughout this thesis. Their feedback and instruction were instrumental in its successful completion. I also extend my thanks to my mentor, Mr. Erbing Hua, who significantly assisted me with the lab work and presentation preparation.

I am also grateful to the members of my thesis committee, Prof. Dr. S. (Sid) Kumar and Prof. Dr. ir. S. (Sten) Vollebregt, for their kind attendance at my defense. My sincere thanks go to Prof. Dr. S. (Sid) Kumar again for his excellent teaching and warm encouragement during my master's studies.

I would like to thank Hampus Hoffman for his insightful discussions and advice on my presentation and experiments. My sincere thanks also go to Saskia van der Meer, who assisted me with the graduation procedures, Drs. R.M. Huizenga, who helped me with the XRD measurements, and Haowei Jiang, who supported me during the SEM measurements.

I would like to thank my family and friends. Without their unwavering support, I could not have successfully completed my master's studies.

Finally, I want to thank everyone who has helped me during my Master's.

Jiaze Li
Delft, June 2024

Contents

Abstract	i
Acknowledgement	ii
Nomenclature	ix
1 Introduction	1
1.1 Research motivation	1
1.2 Problem to solve	4
1.3 Project content	6
1.4 Influence of interlayer on other aspects	8
1.5 Thesis structure	9
2 Background Study	10
2.1 Von Neumann architecture	10
2.2 In memory computing	11
2.3 RRAM design and operation	14
2.4 RRAM switching mechanism	15
2.4.1 Forming	15
2.4.2 Reset	17
2.4.3 Set	18
2.5 Challenges and outlook	20
3 Device Fabrication	22
3.1 Facilities	22

3.2	Pattern design	23
3.3	Wafer cleaning	24
3.4	First layer lithography	25
3.5	Bottom electrode deposition	27
3.6	Dielectric sputtering	30
3.7	Top electrode lithography and deposition	31
3.8	Bottom electrode exposure etching	32
3.9	Final device structure	34
3.10	Device characterization	35
3.10.1	X-ray diffraction analysis	35
3.10.2	Scanning electron microscopy inspection	35
3.10.3	Energy-dispersive X-ray spectroscopy analysis	37
4	Device Measurement	38
4.1	Facility and equipment	38
4.2	Measurement process	39
4.3	Measurement result	40
4.4	Forming-free devices	43
5	Data Analysis	45
5.1	Dataset	45
5.2	Principal component analysis	47
5.3	Neural network	47
5.4	Random forest regression	49
5.5	Model interpretation	50
5.6	Model verification	52
6	Conclusion and Outlook	54
6.1	Conclusion	54
6.2	Outlook	55
	References	57

List of Figures

1.1	A Comparison between Human Brain and Computer	2
1.2	I-V curve for a typical RRAM device.	4
1.3	Metal-insulator-metal RRAM structure.	5
1.4	Forming voltage versus HfO_2 thickness for the $TiN/TiO_x/HfO_x/TiN$ device [30].	5
1.5	Implantation of an additional bottom metal layer.	6
1.6	interlayer insertion in RRAM devices	9
2.1	Von Neumann computer architecture	11
2.2	In-memory computing architecture	12
2.3	An illustration of crossbar performs MVM operation.	13
2.4	A bird's-eye view of a single RRAM device	14
2.5	Idealized I-V curve with forming highlighted	16
2.6	Schematic diagram of the internal structure of an RRAM forming process	16
2.7	Idealized I-V curve with reset highlighted	17
2.8	Schematic diagram of the internal structure of an RRAM reset process	18
2.9	Idealized I-V curve with set highlighted	19
2.10	Schematic diagram of the internal structure of an RRAM during the operation	19
2.11	History of RRAM development	20
3.1	RRAM pattern design	23
3.2	Acid cleaning	24

3.3	Acid cleaning	25
3.4	Spin coating	25
3.5	Laser-writer exposure	26
3.6	Residual photoresist after development.	26
3.7	Optical microscopy inspection after first layer lithography	27
3.8	Electron beam evaporation	28
3.9	Metal deposition equipment	28
3.10	Schematic diagram of the deposition structure.	29
3.11	Schematic diagram of the liftoff process.	29
3.12	Optical microscopy inspection after bottom electrode liftoff	29
3.13	Schematic diagram of the sputtering process.	30
3.14	Dielectric sputtering process	30
3.15	Optical microscopy inspection after top electrode lithography	31
3.16	3D schematic diagram of the device structure.	32
3.17	Optical microscopy inspection after top electrode deposition	32
3.18	Schematic diagram of the dielectric etching process.	33
3.19	Optical microscopy inspection of the finished chip	33
3.20	Three-dimensional image and cross-sectional image of the device. Light grey: 30 nm platinum layer. Dark grey: 5 nm titanium layer. Insulator layer: 5 nm HfO_2	34
3.21	XRD measurement results. Platinum and silicon are detected.	35
3.22	SEM inspection of the RRAM cross point	36
3.23	EDS inspection results	37
4.1	A view of the fabricated chip.	38
4.2	An image of B1500A in the measurement room.	39
4.3	Illustration of the Measurement Process	39
4.4	30 nm Au Bottom Metal Measurement Results	41
4.5	Measurement Results with Area Variation	42
4.6	A forming-free Ru-based device.	43
4.7	Explanation of the forming-free devices.	43

5.1	An illustration of the analysis workflow.	46
5.2	An illustration of principal component analysis [85].	47
5.3	Neural network structure illustration.	48
5.4	Neural network fitting result, where the loss is described by mean squared error.	49
5.5	Random forest regression	50
5.6	Top Seven Important Bottom Metal Features Identified by the RF Model.	51
5.7	An illustration of the interface barrier	52
5.8	10 nm Ru verification group	52
5.9	10 nm Ru device forming voltage	53

List of Tables

1.1	CMOS-based memory limitations in IMC	3
1.2	Predicted parameters of the bottom metal that may affect the forming voltage	7
4.1	Number of chips that fabricated	40
5.1	Sample Table of Material Data	46
5.2	Comparison of results of PCA, NN, and RF methods	50

Nomenclature

Abbreviations

Abbreviation	Definition
AI	Artificial intelligence
ALU	Arithmetic logic unit
ANN	Artificial neural network
CBRAM	Conductive bridge random access memory
CF	Conductive filament
CIM	Computing in memory
CMOS	Complementary metal–oxide–semiconductor
CRS	Complementary resistive switching
DNN	Deep neural network
DRAM	Dynamic random access memory
eBRS	Electronic bipolar resistance switching
ECM	Electrochemical metallization
EDS	Energy-dispersive X-ray spectroscopy
FeFET	Ferroelectric field effect transistor
GPU	Graphics processing unit
HRS	High-resistance state
IMC	In memory computing
LRS	Low-resistance state
MAC	Multiply-accumulate

Abbreviation	Definition
MIM	Metal-insulator-metal
MRAM	Magnetic random access memory
MVM	Matrix-vector multiplication
NN	Neural network
NVM	Non-volatile memory
OxRAM	Oxide-based random access memory
PCA	Principal component analysis
PCM	Phase change memory
RF	Random forest
RNN	Recurrent neural network
RRAM or ReRAM	Resistive random access memory
SCLC	Space charge limited conduction
SEM	Scanning electron microscopy
SNN	Spiking neural network
SRAM	Static random access memory
TPU	Tensor processing unit
VCM	Valence change memory
XRD	X-ray diffraction

1

Introduction

1.1. Research motivation

Semiconductor materials, being among the most important functional materials in today's society, significantly shape our daily lives. The unexpected rapid growth of information technology, along with electrical and electronics engineering, has created a demanding need for advanced devices. The ever-evolving information technology system has revolutionized computers, smartphones, automobiles, and more, leading to numerous achievements. However, this system has also become incredibly complex, integrating hardware, software, data storage, and connectivity within products [1].

Conventional computers adopt the Von Neumann architecture, in which memory units and computing/processing units are physically separate, requiring data transfer between the processor and memory (Fig. 1.1). This architecture consumes energy and introduces latency to the system [1], [2], a phenomenon known as the "Von Neumann Bottleneck" [3], [4]. This bottleneck has become an

unignorable problem in the face of today's large data and high-speed tasks.

Facing the aforementioned problems, neuromorphic computing has been proposed. The concept is inspired by the human brain (Fig. 1.1), which improves energy efficiency and reduces latency while enhancing parallelism [5], [6].

It is important to note that although conventional Von Neumann computers may perform calculations faster and with higher accuracy, human brains are far superior in terms of energy efficiency. For example, AlphaGo, a Google-developed computer that defeated one of the best human players in the game of Go, consumes tens of thousands of times more energy than the human player to accomplish the task [5].




Figure 1.1: A Comparison between Human Brain and Computer [7]. (a) Human brain architecture. (b) Conventional computer architecture.

Considering all the discussed hardware architectures for neuromorphic computing, in-memory computing (IMC), also referred to as computing in memory (CIM), is one of the most promising candidates [8]. Its core principle is computing in situ, meaning computation tasks are performed within the memory unit [9]. By

integrating the functions of the memory and computing units, IMC reduces or even eliminates the energy consumption associated with data transfer. Furthermore, the diminished physical gap between the memory and processor, known as the memory wall [10], [11], significantly improves system performance in terms of latency [11], [12].

In spite of the strengths of the new architecture, IMC requires advanced memory devices that can store information and perform computing simultaneously. Memory is the heart of IMC. Unfortunately, the most well-developed complementary metal–oxide–semiconductor (CMOS) memory devices to date are not deemed suitable for neuromorphic computing applications. For instance, both static random access memory (SRAM) and dynamic random access memory (DRAM) are types of volatile memory, which fail to retain training data once power is discontinued. NOR flash memory exhibits relatively low density [13], while NAND flash memory features a highly condensed string structure that complicates its integration into neuromorphic computing [14]. An overview can be seen in the following Table 1.1.

Table 1.1: CMOS-based memory limitations in IMC

Type of Memory	Limitations
SRAM	Volatile and large cell size
DRAM	Volatile
NOR Flash	Low density
NAND Flash	Complicated to integrate

Based on this, an alternative form of memory has emerged beyond conventional charge-based memory, distinguished by its switchable resistance that encodes information. This type of memory represents information based on its resistance states and can be termed ‘memristive devices’ in accordance with the definition in memristive systems [15]. Some examples of memristive devices include phase change memory (PCM) [16], magnetic random-access memory (MRAM), and

ferroelectric field-effect transistors (FeFET) [17]. Among all memristive devices, resistive random access memory (RRAM or ReRAM), sometimes referred to as a memristor, is particularly attractive due to its simple structure, outstanding scalability, fast operation speed, long retention time, and high compatibility with the modern CMOS industry.

However, despite these advantages, there is still a considerable distance to traverse before RRAM can be applied on a mass scale. Among all the efforts to improve device stability, eliminating electroforming is an important approach. Typically, a high voltage is applied to the device initially to enable resistive switching ('2-forming' in Fig. 1.2) [18]. The presence of high voltage forming is unfavorable for circuit design, as it may damage the RRAM device and degrade its lifetime [19]. The high forming voltage is also incompatible with advanced CMOS technology nodes [20]. Therefore, developing a device that can operate without forming (referred to as forming-free) becomes essential [21], [22].




Figure 1.2: I-V curve for a typical RRAM device.

1.2. Problem to solve

The RRAM typically has a metal–insulator–metal (MIM) structure (Fig. 1.3), where the resistance of the insulator can be manipulated by the electric input to perform information storage. The two metal layers act as the top electrode and bottom electrode. Due to its vital role, much attention has been drawn to the insulator layer [23]. Various models [24]–[26] have been established to describe the RRAM

working process.




Figure 1.3: Metal-insulator-metal RRAM structure.

Among all the insulators, HfO_2 offers the advantages of a high dielectric constant, wide band gap, and compatibility with the modern CMOS industry [27], [28], making it one of the most researched materials for RRAM.

To achieve forming-free operation in HfO_2 -based devices, one method is to prepare multi-layer devices. For instance, a tri-layer RRAM has been fabricated to achieve forming-free operation, with its mode of operation identified as bulk switching [20]. $HfO_x/TiO_x/HfO_x/TiO_x$ multi-layer devices have also been observed to be forming-free, where the titanium-rich layer may induce oxygen vacancies in the device, facilitating the formation of a conductive path in the material [29].

Another approach to lowering the forming voltage towards forming-free operation is decreasing the insulator thickness (Fig. 1.4). It has been confirmed that reducing the thickness of the insulator may lead to a lower forming voltage, with forming-free operation observed at 3 nm HfO_2 [30].




Figure 1.4: Forming voltage versus HfO_2 thickness for the $TiN/TiO_x/HfO_x/TiN$ device [30].

However, the multi-layer device is complicated to fabricate, and the tri-layer or even quad-layer structure also increases fabrication costs. On the other hand, RRAM devices with very thin insulators exhibit limited stability [31], while devices with higher HfO_2 thickness, such as 5 nm HfO_2 , require a forming process at approximately 2V (Fig. 1.4) [30]. Fabricating an RRAM device with a simplified structure and higher HfO_2 thickness remains a challenge.

1.3. Project content

It is understood that the bottom electrode plays an important role in manipulating the forming voltage [32]. The bottom electrode may introduce oxygen vacancies, which facilitate the forming process. Additionally, the bottom electrode can determine the interface barrier. For example, tungsten has been confirmed to achieve forming-free operation by lowering the oxide-metal interface barrier [33].

Based on the aforementioned research, a special metal interlayer, termed the 'bottom metal' layer, is implanted beneath the insulator in this project. Specifically, a 5 nm HfO_2 layer is deposited as the insulator. Both the top and bottom electrodes are composed of 30 nm platinum, a widely reported electrode material used in RRAM applications [34]. Six different metals are used as the bottom metal: gold, ruthenium, nickel, niobium, tantalum, and titanium. The control group consists of devices without the bottom metal, where the 30 nm platinum bottom electrode directly contacts the insulator. Additionally, a 5 nm titanium layer is added on top of the insulator layer to introduce oxygen vacancies from the top. The device structure is illustrated in Fig. 1.5.




Figure 1.5: Implantation of an additional bottom metal layer.

The six experimental bottom metals can be roughly divided into two groups based on their standard electrode potential, which describes how easily the metal can be oxidized, thus evaluating the chemical activity of the metal. Gold and ruthenium are categorized as inert metals, while the other four metals are expected to have moderate to high chemical activity. It is expected that active metal interlayers under the HfO_2 may be oxidized and absorb the oxygen from HfO_2 , introducing oxygen vacancies into the insulator. This will also modify the interface barrier. Thus, the inserted metal layer assists the forming process and lowers the forming voltage.

It is important to note that the chemical activity of metals can be assessed from various aspects, and the standard electrode potential is merely one method rather than the only method to interpret metal activity. Many factors together determine the properties of a metal. For example, although tantalum appears active based on its standard electrode potential, it is, in fact, inert and stable in reality because it forms a thin layer of tantalum pentoxide as a protective layer.

By varying the metal species, layer thicknesses, and device areas, multiple factors that may affect the device forming are investigated. The thickness of the bottom metal is expected to determine the amount of oxygen vacancies introduced into the insulator, while the metal's chemical activity indicates how easily the oxygen vacancies can be produced. A prediction of the possible understanding of the method by which the bottom metal determines the forming voltage is summarized in Table 1.2.

Table 1.2: Predicted parameters of the bottom metal that may affect the forming voltage

Factor	Influence
Chemical activity	Introduction of oxygen vacancies into the insulator
Work function	Modification of the interface barrier
Layer thickness	Amount of oxygen vacancies implanted
Device area	Number of spots for forming CF

All devices in this project are personally handmade and measured in the cleanroom. Machine learning is employed to uncover the intrinsic relationships between distinct factors.

1.4. Influence of interlayer on other aspects

It is worth mentioning that, apart from the forming voltage, interlayer metal insertion has been found to change device performance in many other aspects. Ismail et al. [35] added an aluminum layer in the middle of the CeO₂ insulator layer (Fig. 1.6a), improving the device's lifetime and operating voltage. TiN was inserted between the top electrode and the insulator (Fig. 1.6b), acting as a barrier layer to stabilize device operation and prevent failure [36]. Additionally, MoO_x was developed as an oxygen buffer layer (Fig. 1.6c) to improve device retention [37]. Furthermore, a titanium capping layer (Fig. 1.6d) was found to improve the device's linearity [38], [39]. Hence, the application of the 'bottom metal' interlayer may not only modify the forming voltage but also influence a wide range of other aspects.

Notably, many of the interlayers are inserted between the top electrode and the insulator (Fig. 1.6), while the study of the interlayer at the bottom electrode-insulator interface is much less common [32], [40]. Investigating the interlayer at the bottom electrode-insulator interface may not only enhance our understanding of how metal influences the RRAM forming voltage but also provide an approach to improve RRAM devices.




Figure 1.6: interlayer insertion in RRAM devices. (a) Al interlayer in the RRAM device [35]. (b) TiN interlayer in between the top electrode and insulator [36]. (c) MoO_x interlayer as barrier layer [37]. (d) Ti interlayer as capping layer [39].

1.5. Thesis structure

This thesis is structured as follows:

- Chapter 2 introduces the background of neuromorphic computing and RRAM devices.
- Chapter 3 details the fabrication steps undertaken to prepare RRAM devices in the cleanroom.
- Chapter 4 outlines the measurement process and offers a brief interpretation of the results.
- Chapter 5 discusses the application of machine learning analysis.
- Chapter 6 presents the conclusion and future outlook.

2

Background Study

This chapter introduces the background of neuromorphic computing and RRAM devices. The first part explains why we study RRAM, and the second section details what RRAM is.

2.1. Von Neumann architecture

The Von Neumann architecture is widely adopted for today's computing systems, where the memory units and processing units are physically separated (Fig. 2.1). This design endows modern computers with high versatility, making them useful in our daily lives for handling various kinds of tasks [41]. However, with the advent of the 'big data era,' the amount of information that computers need to process is increasing rapidly [42], making the latency induced by data transfer between the memory and processor a serious problem. Additionally, contemporary computers place significant emphasis on the processor, demonstrating a processor-centric nature, which can be at odds with the prevailing trend of a data-centric approach

[5], [12], [43]. A mismatch between the speed of the processor and the speed of the memory (mostly DRAM) is observed, known as the 'memory wall' [10], which limits the overall performance of computers. Energy consumption is another issue. A significant amount of energy is dissipated in moving data rather than in computation itself [11], [44], increasing the demand for cooling systems.




Figure 2.1: A conventional Von Neumann computing system structure, where 'ALU' stands for arithmetic logic unit.

Efforts have been made to solve the problem. The graphics processing unit (GPU), for instance, connects several cores with the memory, improving parallelism [45]. Units dedicated to specific computing tasks, such as the tensor processing unit (TPU) for accelerating multiply-accumulate (MAC) operations, have also been designed [46]. Nonetheless, re-engineering within the Von Neumann system is unlikely to thoroughly address the challenges.

2.2. In memory computing

Compared with modern computers, biological nervous systems may process information more energy-efficiently [7]. Unlike a Von Neumann computer with separate memory and processing units, biological systems perform data computation within the synapses and neurons, which are also the fundamental elements for information storage.

Inspired by the brain, a new approach called neuromorphic computing has been proposed. Instead of attempting to 'improve' conventional systems, neuromorphic

computers adopt a non-Von Neumann architecture. In-memory computing (IMC) is one of the widely accepted hardware structures for neuromorphic systems [47]–[49], where the basic components are essentially memory devices. Mimicking biological systems, IMC integrates processing and storage functions in one unit [11], [50], allowing computational tasks to be completed within memory arrays. Compared to another concept, near-memory computing, where processing is carried out close to the memory, IMC completes computational tasks within the memory unit without the need to read back the content [9]. An illustration of IMC is shown in Fig. 2.2.




Figure 2.2: In-memory computing architecture. Note that computational tasks are completed within memory arrays.

IMC offers several advantages. By conducting calculations within memory, IMC eliminates the gap between the processor and memory, thereby reducing latency and energy consumption. Additionally, it significantly increases parallelism by performing calculations within the dense array of memory devices [2], [9], [12]. The unique design of IMC provides strengths in operations such as multiply-accumulate (MAC) and matrix-vector multiplication (MVM) [12], [51], [52], which enhances its application in artificial intelligence (AI), particularly in the area of machine learning [53], [54].

The key to "brain learning" is widely believed to be the updating of the connection strength between neurons, also referred to as the "weight" of the synapse. This feature is imitated by artificial systems and becomes the core of

machine learning [55]. To achieve this, non-volatile memory (NVM) devices are specially arranged to form crossbar arrays. In this architecture, input and output lines are arranged perpendicularly, connected by a memristor at each node, whose conductances are programmable. These memristors act as synaptic devices, with their resistance representing the "weight" concept in biological synapses. This architecture enables optimization on a hardware basis and offers a potential solution to accelerate machine learning (Fig. 2.3), though it comes at the cost of losing the generality provided by conventional computing systems.




Figure 2.3: An illustration of crossbar performs MVM operation.

The property of changing the weight of the synapses to fit the learning task is known as synaptic plasticity [55]. This efficient MVM operation can be extremely attractive for offline machine learning. The use of NVMs ensures that once training is completed, the model can operate independently for the assigned task, while the specially designed crossbar arrays optimize the calculation from the very bottom hardware level.

As the heart of IMC, memories are expected to demonstrate fast operation speeds, low working voltages, low power consumption, high on/off ratios, and other characteristics. The RRAM device is one of the most promising candidates that fulfill these requirements and is thus selected as the research objective of this project. The device utilizes Ohm's law and Kirchhoff's law to execute calculations within IMC, greatly facilitating the training of neuromorphic models [56], offering a bright future.

2.3. RRAM design and operation

Resistive random access memory (RRAM), offering advantages such as a simple structure, high compatibility with CMOS manufacturing, outstanding scalability, long retention time, low power consumption, and fast operation speed [1], [34], [57], is now one of the most heavily studied non-volatile devices. These benefits make RRAM a strong candidate for neuromorphic computing, with relevant demonstrations seen in [58] and [59].

The structure of a typical RRAM device is metal-insulator-metal (MIM), where the insulator layer provides the switching function. A bird's-eye view of a single RRAM device can be seen in Fig. 2.4. The resistance of the RRAM can be manipulated by applying suitable electrical pulses, and the resistance state will be retained unless another signal is given, demonstrating the non-volatile characteristic of RRAM.




Figure 2.4: A bird's-eye view of a single RRAM device in (a) optical microscopy with MIM structure in the black circle; and (b) scanning electron microscopy.

The mechanism of RRAM resistive switching is not yet fully understood. It is generally accepted that the formation and rupture of a conductive filament (CF) present the resistive switching property [60], [61].

Typically, RRAM devices exhibit two states: a Low-Resistance State (LRS), corresponding to data '1', and a High-Resistance State (HRS), corresponding to data '0'. Consequently, the measurement of RRAM devices can be divided into two principal components: set and reset. Initially, the RRAM remains in its original

HRS state until the first electrical signal triggers the formation of the CF in the device, transitioning the RRAM into LRS; this voltage is referred to as the forming voltage. The process that turns RRAM back to HRS is called 'RESET,' with a RESET voltage (V_{reset}), while the process 'SET' describes the switching from HRS to LRS, applying a SET voltage (V_{set}). Current compliance is usually employed in the SET process to protect the RRAM from potential damage, such as thermal effects. Specifically, if it is the first time the device is set, this process is referred to as 'forming'.

2.4. RRAM switching mechanism

Two kinds of RRAM devices are introduced in this section: oxide-based random access memory (OxRAM) and conductive bridge random access memory (CBRAM).

Notably, apart from these two types of RRAM, there are many other kinds, such as RRAM based on phase transition-based CFs. Scientists have studied silicon oxide (SiO_x) devices and observed silicon enrichment during the electroforming process [62], [63]. The subsequent transition between amorphous silicon and semi-metallic silicon is believed to be the reason for the resistive switching. This filament switching is considered an intrinsic property of silicon oxide, as it occurs independently of the electrode [64].

Interfaces also play a significant role in determining the switching properties of RRAM devices [65].

2.4.1. Forming

An idealized I-V curve of the device cycle is shown in Fig. 2.5, with the forming process highlighted. The working sequence is illustrated in the graph from steps 1 to 8. Current compliance is added at the forming stage to prevent overshooting.

During the forming process, a conductive filament (CF) is formed in the device. According to the types of CF, RRAM devices can be divided into two main kinds: oxide-based random access memory (OxRAM, Fig. 2.6a) and conductive bridge




Figure 2.5: Idealized I-V curve with forming highlighted

random access memory (CBRAM, Fig. 2.6b).




Figure 2.6: Schematic diagram of the internal structure of an RRAM forming process: (a) OxRAM forming process, where the yellow layer is the insulator. (b) CBRAM forming process, where the blue layer is the insulator.

In OxRAM, the insulator layer is usually an oxide. There are oxygen vacancies in the material (white circles in Fig. 2.6a). When a positive voltage is applied to the top electrode, the oxygen atoms may be displaced from their original positions, creating defects known as oxygen vacancies. Under a high electric field, oxygen

ions move toward the top electrode, and the resulting oxygen vacancies drift to form a CF [66]. The oxygen may be discharged at the top electrode or react with the electrode, so the electrode acts as an "oxygen reservoir" [67]. The formation of the CF significantly decreases the device's resistance, causing the transition from HRS to LRS (Fig. 2.5).

On the other hand, in the CBRAM device, the CF is composed of metal atoms (Fig. 2.6b). In this case, a negative voltage is applied to the top electrode (or a positive voltage applied to the bottom electrode). The active metal is oxidized at the bottom electrode, and the ions migrate along the electric field towards the cathode. The ions are reduced at the top electrode and deposited, growing the CF. The formation of the CF marks the presence of LRS.

2.4.2. Reset

In the reset process, a reverse voltage is applied to the bipolar RRAM devices, changing the device from LRS to HRS (Fig. 2.7).




Figure 2.7: Idealized I-V curve with reset highlighted

In the reset process, a negative voltage is applied to the top electrode of the OxRAM. The reverse electric field drives the oxygen ions back into the bulk material from the interface, where they recombine with the vacancies. The loss of oxygen vacancies disrupts the CF, transitioning the device from LRS to HRS (Fig. 2.8a).

In CBRAM, a positive voltage applied to the top electrode oxidizes the metal atoms in the CF near the bottom electrode. The ions move in the opposite direction

due to the reverse electric field compared to the forming process. Consequently, the CF dissolves, and the loss of contact at the bottom electrode increases the device's resistance, turning the device into HRS (Fig. 2.8b).




Figure 2.8: Schematic diagram of the internal structure of an RRAM reset process: (a) OxRAM reset process, where the yellow layer is the insulator. (b) CBRAM reset process, where the blue layer is the insulator.

2.4.3. Set

The set process is very similar to the forming process, during which the device changes from HRS to LRS. However, the set operation voltage is usually smaller than that of the forming process (Fig. 2.9). This is because, in a fresh device, the defects in the material are randomly arranged (as shown in the HRS images in Fig. 2.6a and Fig. 2.6b). A high forming voltage is required to build the filament and initiate the switching. After the device is formed, a base of the CF is constructed, and the reset process only disrupts part of the filament (as shown in the HRS images in Fig. 2.8a and Fig. 2.8b). Hence, a smaller voltage is needed in the set process compared to the forming process.




Figure 2.9: Idealized I-V curve with set highlighted

In both OxRAM and CBRAM, the CF is re-formed similarly to the forming process. The difference is that only a portion of the CF needs to be rebuilt at this time, rather than forming the entire filament. The schematic for the whole operation can be seen in Fig. 2.10. Note the difference between set and forming.




Figure 2.10: Schematic diagram of the internal structure of an RRAM during the operation: (a) OxRAM forming process, where the yellow layer is the insulator. (b) CBRAM forming process, where the blue layer is the insulator.

2.5. Challenges and outlook

Research on RRAM began early in the last century, and numerous devices exhibiting resistive switching have been demonstrated [68], [69]. Companies such as Samsung [70], Micron, and TSMC have all invested in RRAM [1]. Fig. 2.11 briefly shows the historical development of RRAM. Current studies of RRAM focus on 3D integration [71], [72], embedded memory [73], and chip-level integration [74].




Figure 2.11: RRAM development in history [1]

RRAM has many advantages and is currently one of the hottest topics in the field of memory devices. However, there is still a long way to go before the mass application of RRAM. One of the biggest challenges for RRAM is the control of variability, both cycle-to-cycle and device-to-device [60], [75], [76]. It is also notable that, although some devices may show superiority in one or several aspects, a device that demonstrates comprehensive excellence has yet to be seen [34]. Despite many groups claiming that their devices exhibit outstanding endurance, the measuring methods may not be convincing enough [77], and device durability remains a significant concern for RRAM [60]. Additionally, a transistor/selector is commonly adapted for the crossbar array with RRAM to address the sneak current problem, limiting the device's 3D integration scalability [78]. Further study of the RRAM switching mechanism may also aid the development of RRAM, as the current understanding is still under debate, and applying certain repeatable and reliable methodologies is necessary [79].

To summarise, although this thesis attempts to address the forming issue, there is still a need for work in areas such as device reliability, endurance, and mechanism study.

3

Device Fabrication

From the previous chapter, we learned that the working mechanism of RRAM devices largely depends on the properties of the electrode. This discovery prompted my interest in studying how electrode properties affect device performance. In this chapter, the fabrication process for preparing RRAM devices is detailed. The devices are categorized into seven groups, each with a distinct electrode metal, resulting in the investigation of seven different electrode materials. Within each group, samples are fabricated with two different thicknesses and four different areas to examine additional influencing factors.

3.1. Facilities

The primary fabrication processes were conducted in the Kavli Nanolab cleanroom, located in the Faculty of Applied Sciences at TU Delft. The lab is equipped with facilities for lithography, dry etching, materials deposition, inspection, and more, providing the necessary environment for high-resolution fabrication.

3.2. Pattern design

An RRAM device typically has three layers. To investigate the influence of the device area, devices are designed with areas of $2 * 2 \mu\text{m}$, $5 * 5 \mu\text{m}$, $10 * 10 \mu\text{m}$, and $20 * 20 \mu\text{m}$. The first layer is defined as the bottom electrode, and a depiction of the first layer pattern can be seen in Fig. 3.1.




Figure 3.1: The pattern design for RRAM fabrication. The side lengths for the nodes in (a), (b), (c), and (d) are $2 \mu\text{m}$, $5 \mu\text{m}$, $10 \mu\text{m}$, and $20 \mu\text{m}$, respectively. The purple and orange colors correspond to the first and second layers.

In Fig. 3.1, the purple square, which is the lower unit in the illustration and represents the first layer, is designed as the bottom electrode. The orange square, representing the upper layer, is designated as the top electrode. The two large squares extend and eventually intersect, forming a small overlapping area that constitutes the desired device. Devices in four different areas are integrated on a single chip. These devices are formed by overlapping squares with side lengths of $2\ \mu\text{m}$, $5\ \mu\text{m}$, $10\ \mu\text{m}$, and $20\ \mu\text{m}$, respectively. For each area, the devices are arranged in twenty columns and two rows, forming a 20 by 2 array, resulting in a total of forty devices.

3.3. Wafer cleaning

The designed device is prepared on a silicon wafer. To ensure a clean surface and remove possible contamination, an acid cleaning process was performed as the first step, using fuming nitric acid (HNO_3) as the etchant. Photographs of me performing the acid cleaning process can be seen in Fig. 3.2.




Figure 3.2: Photographs of the acid cleaning process in the cleanroom. (a) An overview picture. (b) A close-up image of the wet bench.

After the wafers were acid-cleaned, they were dried and collected in a wafer box (Fig. 3.3a). A properly cleaned wafer should appear shiny under light (Fig.

3.3b). The wafers were cleaned immediately before the experiment to prevent any dust contamination.




Figure 3.3: Wafers after cleaning: (a) Wafers in the wafer box. (b) A cleaned wafer under light.

3.4. First layer lithography

Lithography was performed after cleaning to create the pattern. A negative photoresist was applied to the bare wafer by spin-coating (Fig. 3.4a). The wafers were then baked to drive off solvents, solidifying the films (Fig. 3.4b). The work was carried out in the yellow light zone to protect the photoresist.




Figure 3.4: Spin coating: (a) Applying photoresist to the chip. (b) Chip after spin-coating.

The coated chips were then exposed under the laser writer (Fig. 3.5a). The laser operated at a wavelength of 365 nm. With the designed pattern uploaded to the laser writer, the graph was directly written onto the chip by the laser. The chip was then developed. The exposed portions of the negative photoresist became insoluble, while the unexposed parts dissolved in the photoresist developer (Fig. 3.5b).




Figure 3.5: Laser-writer exposure: (a) An image of the laser writer. (b) Chip after lithography.

Residual photoresist was commonly seen after development (Fig. 3.6). Noting that photoresists are usually made of organic materials, gentle oxygen plasma was used as a photoresist descum to remove the leftovers.




Figure 3.6: Residual photoresist after development.

The surface of the devices was clear after descumming. The optical microscopy inspection images can be seen in Fig. 3.7.




Figure 3.7: Optical microscopy inspection after first layer lithography: images (a), (b), (c), and (d) represent the devices with the cross-section side length of 2 μm , 5 μm , 10 μm , and 20 μm , respectively.

3.5. Bottom electrode deposition

After development, the chips were collected to perform the bottom electrode deposition. This was done using electron beam evaporation deposition. A high voltage was applied to the electron gun/filament to excite an emission current, which heated the target material to a very high temperature. The material was evaporated at such a high temperature, and the vapor was collected as a coating on the substrate (Fig. 3.8).

The deposition was performed with two distinct pieces of equipment. First, 5 nm of titanium was deposited as the connection/adhesion layer between the silicon-based semiconductor substrate and the subsequent metal electrode. Platinum, a common electrode material for RRAM that has been extensively reported in the literature, was then deposited to a thickness of 30 nm continuously after the titanium layer (Fig. 3.9a). Experimental bottom metals were then deposited (Fig. 3.9b). They were Au, Nb, Ni, Ru, Ta, and Ti. A control group without a bottom metal deposition was also fabricated.




Figure 3.8: Electron beam evaporation: (a) A schematic diagram of the process. (b) A view looking into the chamber to see the substrate.





Figure 3.9: Metal deposition equipment: (a) Deposition equipment for Ti and Pt deposition. (b) Equipment for experimental deposition.

The experimental bottom metals were chosen based on the limited materials available in the lab. Ideally, a greater variety of metals would have been tested. To account for additional variables, the experimental metals were deposited in two thicknesses: 5 nm and 30 nm. An illustration of the bottom electrode deposition can be seen in Fig. 3.10.

After the bottom electrode deposition (Fig. 3.11), the chips underwent a liftoff process. During this step, the chips were soaked in a solvent, which dissolved the remaining photoresist and simultaneously removed the metal layer above it while preserving the metal on other parts of the chip. This process ensured that the desired pattern was achieved.

The result was then inspected under optical microscopy, revealing a clear and tidy liftoff. Fig. 3.12 shows the inspection results for the four different-sized



*Experimental metal: Au, Nb, Ni, Ru, Ta and Ti

Figure 3.10: Schematic diagram of the deposition structure.




Figure 3.11: Schematic diagram of the liftoff process.

devices.




Figure 3.12: Optical microscopy inspection after bottom electrode liftoff: images (a), (b), (c), and (d) represent the devices with the cross-section side lengths of 2 μm, 5 μm, 10 μm, and 20 μm, respectively.

3.6. Dielectric sputtering

A layer of HfO_2 was then sputtered onto the bottom layer. HfO_2 is a commonly used dielectric material in RRAM applications. During sputtering, argon (Ar) gas was introduced into the chamber. Electromagnetic excitation was applied to ionize the argon, forming Ar^+ ions. This plasma was created, and the Ar^+ ions were accelerated to strike the target material, HfO_2 . Each ion that struck the target transferred its momentum, dislodging target atoms. The dislodged atoms gained energy from the impact and traveled directly to the substrate surface, forming a thin film. A schematic diagram illustrating the principle of sputtering can be seen in Fig. 3.13.




Figure 3.13: Schematic diagram of the sputtering process.

A 5 nm layer of HfO_2 was sputtered onto the chips. A comparison between the chips before and after sputtering can be seen in Fig. 3.14. Please note the color difference between the two states.




Figure 3.14: Dielectric sputtering: Chips (a) before and (b) after sputtering.

3.7. Top electrode lithography and deposition

The top electrode was introduced afterward, following a process similar to the bottom electrode fabrication. Lithography was performed (Fig. 3.15), followed by deposition.




Figure 3.15: Optical microscopy inspection after top electrode lithography: images (a), (b), (c), and (d) represent the devices with cross-section side lengths of $2\ \mu\text{m}$, $5\ \mu\text{m}$, $10\ \mu\text{m}$, and $20\ \mu\text{m}$ respectively.

The device was then deposited with 5 nm of titanium, which acted as a capping layer to introduce oxygen vacancies, and 30 nm of platinum, which is a conventional electrode metal (Fig. 3.16).

To examine the node, an optical microscopy inspection was performed, focusing on the cross-section. A clean cross was observed for each of the devices (Fig. 3.17), and the vertical structure corresponded exactly with that shown in Fig. 3.16.




Figure 3.16: 3D schematic diagram of the device structure.




Figure 3.17: Optical microscopy inspection after top electrode deposition: images (a), (b), (c), and (d) represent the devices with cross-section side lengths of 2 μm , 5 μm , 10 μm , and 20 μm respectively.

3.8. Bottom electrode exposure etching

After the top layer deposition, a dielectric etching was performed. In this step, the dielectric on top of the bottom electrode was etched away to expose the bottom electrode for the subsequent measurement. The chips underwent a third-layer lithography process to create small windows on top of each bottom electrode. Subsequently, reactive-ion etching with a CHF_3/Ar gas mixture was used to remove the dielectric. During this process, the CHF_3 reacted with the HfO_2 , and

the Ar etched the chip physically through bombardment. The etching rate had to be carefully controlled to etch away the covering dielectric while preserving the underlying metal structure. A three-dimensional schematic diagram showing the etching process can be seen in Fig. 3.18.




Figure 3.18: Schematic diagram of the dielectric etching process.

At this stage, the preparation process was essentially complete. A view of the finished chip can be seen in Fig. 3.19.




Figure 3.19: Optical microscopy inspection of the finished chip: images (a), (b), (c), and (d) represent the devices with cross-section side lengths of 2 μm , 5 μm , 10 μm , and 20 μm respectively.

Please note that the vertical structure of the cross-point, shown in Fig. 3.16, forms a metal-insulator-metal RRAM. Observe the small square in the center of the bottom electrode, visible as the shiny window in the center of the larger square on the right in each image. This window exposes the bottom electrode.

3.9. Final device structure

The final device structure is shown in Fig. 3.20. The main difference between the device I prepared and conventional RRAM devices is the addition of the bottom metal layer. This bottom metal is expected to modify the device's performance. Devices with bottom metal layers of 5 nm and 30 nm thickness were fabricated. Both the top electrode and bottom electrode consist of a 30 nm platinum layer (light grey in Fig. 3.20) and a 5 nm titanium layer (dark grey in Fig. 3.20). A control group without the bottom metal layer was also fabricated.

For each bottom metal at each thickness, two chips were fabricated simultaneously in case one failed during the preparation. Consequently, more than 25 chips were collected during the fabrication process.




Figure 3.20: Three-dimensional image and cross-sectional image of the device. Light grey: 30 nm platinum layer. Dark grey: 5 nm titanium layer. Insulator layer: 5 nm HfO_2 .

3.10. Device characterization

3.10.1. X-ray diffraction analysis

Devices were characterized after fabrication. They were first examined by X-ray diffraction (XRD) to gain phase information (Fig. 3.21, thanks to Mr. Richard Huizenga). Unfortunately, the phases of the two experimental metals and titanium layers were not detected due to their thin thickness. However, the presence of platinum and silicon was confirmed, verifying the successful deposition of the metal on the wafer.




Figure 3.21: XRD measurement results. Platinum and silicon are detected.

3.10.2. Scanning electron microscopy inspection

Scanning electron microscopy (SEM) was used to inspect the devices. SEM is a technique that scans a sample with a focused electron beam. These electrons interact with the sample and carry information about the sample's topography. By

analyzing these electrons, an image of the sample can be acquired. Due to its very small wavelength, the electron beam can detect minute structures.

In this thesis, SEM was adopted to image the RRAM cross node (red circled area on the left of Fig. 3.20). Pictures were taken from a bird's-eye view, but the overlapping of the bottom electrode and top electrode can still be seen in the images.

The inspection of the RRAM node is shown in Fig. 3.22. The horizontal line in each image represents the bottom electrode, and the vertical line represents the top electrode. An HfO_2 dielectric layer is situated between the electrodes. The bottom metal layer sits between the bottom electrode and the HfO_2 layer. The device forms an MIM structure RRAM (right image Fig. 3.20).




Figure 3.22: SEM inspection of the finished chip: images (a), (b), (c), and (d) represent the devices with cross-section side lengths of $2\ \mu\text{m}$, $5\ \mu\text{m}$, $10\ \mu\text{m}$, and $20\ \mu\text{m}$ respectively.

3.10.3. Energy-dispersive X-ray spectroscopy analysis

Additionally, the electron beam can interact with atoms in the material, exciting inner electrons and creating inner electron holes. An outer electron may then jump into the hole, releasing the energy difference in the form of an X-ray. By analyzing these X-rays, we can determine the elemental composition of the sample. This technique is known as energy-dispersive X-ray spectroscopy (EDS).

To confirm the success of the metal deposition, EDS was used to analyze the device. Using the chip with tantalum as the bottom metal layer as an example, the results are shown in Fig. 3.23. The positive identification of titanium, tantalum, and platinum confirms the successful deposition of both the experimental metal and the electrode metal.




Figure 3.23: EDS inspection results: (a) Positive identification of silicon, the substrate material. (b) Positive identification of titanium, the connection layer between the substrate and electrode. (c) Positive identification of tantalum, the experimental metal of the chip. (d) Positive identification of platinum, the electrode material.

4

Device Measurement

Having completed the fabrication, the chips were collected for electrical measurement. A view of the prepared chip can be seen in Fig. 4.1 below.




Figure 4.1: A view of the fabricated chip.

4.1. Facility and equipment

The measurement was conducted in the measurement room of the Else Kooi Laboratory at TU Delft. The equipment utilized for this process was the B1500A

Semiconductor Device Parameter Analyzer. Notably, the measurement was carried out in a regular atmosphere room, rather than in a cleanroom environment (Fig. 4.2).




Figure 4.2: An image of B1500A in the measurement room.

4.2. Measurement process

During the measurement process, two metal probes were positioned on the bottom and top electrodes. The bottom electrode was grounded while a voltage signal was applied to the top electrode (Fig. 4.3a). Consequently, all the voltages discussed in this section refer to those applied to the top electrode. An image depicting the measurement process is shown in Fig. 4.3b.




Figure 4.3: Illustration of the measurement process: (a) Schematic diagram of the measuring process. (b) A photograph of the measuring process.

Chips with different experimental bottom metals deposited in different thicknesses were fabricated. In the measurement step, more than 220 devices were tested, and 2000 cycles were run. The overall results are summarized to provide a brief overview. A table showing the fabricated samples is listed in the following Table 4.1.

Table 4.1: Number of chips that fabricated

Metal \ Size	Size			
	$2\ \mu\text{m} * 2\ \mu\text{m}$	$5\ \mu\text{m} * 5\ \mu\text{m}$	$10\ \mu\text{m} * 10\ \mu\text{m}$	$20\ \mu\text{m} * 20\ \mu\text{m}$
Au	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm
Nb	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm
Ni	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm
Ru	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm
Ta	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm
Ti	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm	2 * t=5 nm 2 * t=30 nm

* Note: "t" represents the thickness of the metal layer.

** Note: a control group without bottom metal deposited was prepared as well.

4.3. Measurement result

Devices were measured, and the device with a 30 nm bottom metal of Au serves as an example (Fig. 4.4). We can clearly observe the forming (red line), set (grey line), and reset (grey line) processes. The forming voltage is significantly higher than the set voltage. Specifically, it was observed that there are two forming cycles for the $2\ \mu\text{m} \times 2\ \mu\text{m}$ device (Fig. 4.4a), likely due to the complete CF rupture after the

first reset. The forming voltage remains stable across devices of different sizes.





Figure 4.4: 30 nm Au bottom metal measurement results. Red lines: forming cycles; grey lines: regular set and reset cycles. (a) Device size: $2 \mu\text{m} \times 2 \mu\text{m}$. (b) Device size: $5 \mu\text{m} \times 5 \mu\text{m}$. (c) Device size: $10 \mu\text{m} \times 10 \mu\text{m}$. (d) Device size: $20 \mu\text{m} \times 20 \mu\text{m}$.

Multiple single devices were tested for each bottom metal at each device size. The average forming voltage was calculated and summarized in Fig. 4.5. The forming voltage is found to vary among different bottom metals.

The group labeled with Pt is the control group, where no additional bottom metal was deposited, so the 30 nm Pt electrode directly contacted the insulator. It is observed that RRAM devices are generally insensitive to the area, especially when the device size is relatively large, except for those with Nb and Ti bottom metals. The significant variation in Nb and Ti devices across different areas can be explained by the transformation of the switching mode. During the measurements, devices with Nb and Ti bottom metals were observed forming at both positive and negative voltages. This may be because Nb and Ti absorb oxygen from the insulator, acting as "oxygen reservoirs" and introducing oxygen vacancies from the bottom, which reverses the filament growth direction. The larger the device, the more dominant the role of the bottom metal. Therefore, these devices are more

likely to display a negative forming voltage.

(a)



(b)




Figure 4.5: Measurement results with area variation. (a) Devices with bottom metal 5 nm thick. (b) Devices with bottom metal 30 nm thick.

4.4. Forming-free devices

During the measurements, forming-free devices were tested, most of which were Ru-based. An example is shown in Fig. 4.6, where the red line represents the first forming cycle. It is clearly seen that there is no forming voltage for the device.




Figure 4.6: A forming-free Ru-based device.

Throughout the measurements, approximately 35% of Ru-based devices were observed to be forming-free. To explain this observation, the chemical activity of the bottom metal is suspected to play a key role (Fig. 4.7).




Figure 4.7: Explanation of the forming-free devices.

It is important to note that the bottom metal was expected to be oxidized by the insulator, causing oxygen vacancies to be implanted into HfO_2 to facilitate

the forming process. The hypothesis suggests that metals more active than Ru could have already been oxidized in the atmosphere during the fabrication process [80], resulting in no oxygen being absorbed from the HfO_2 after compaction. Conversely, gold might be too inert to attract any oxygen from the insulator, so the forming voltage was not affected.

Ru likely serves as the optimal point regarding chemical activity, being neither too active to be oxidized in the atmosphere nor too inert to remain uninfluenced by the devices. However, it is crucial to remember that the results are multifactorial rather than solely determined by chemical activity, as will be revealed in the following chapter.

5

Data Analysis

Having collected the data, it is crucial to understand how various factors determine the forming voltage. Computational methods were developed to elucidate these influences. The coding was accomplished with the assistance of ChatGPT [81].

5.1. Dataset

First, materials data were collected from The Materials Project [82]. The Materials Project is a "multi-institution, multi-national effort" designed to assist materials science researchers in reducing uncertainties through theoretical calculations to enhance research efficiency. The website hosts a vast repository of materials science information, including but not limited to material density, crystal structure, spatial arrangement, and band structure. These data provide foundational support for the machine learning computations in this project.

To obtain material data, it is essential to first register on The Materials Project website, obtain an API key, and configure the website interface. In this thesis,

material information for the elements Au, Nb, Ni, Ru, Ta, and Ti was collected. The downloaded data were then imported into Excel to create a foundational database. An overview of the output data is presented in Table 5.1. It should be noted that the collected information extends beyond the parameters listed in the table. Additional factors include work function, energy above the hull, and formation energy, to name but a few.

Table 5.1: Sample Table of Material Data

Formula	Density	Volume	...	Fermi Energy	Total Magnetization
Au	18.03	18.14	...	5.85	0
Ni	9.22	21.14	...	7.99	1.51
Nb	8.45	18.26	...	5.21	4.00E-06
...
Ru	12.38	27.10	...	8.37	7.00E-07

Some elements may have multiple allotropes. Among all the possible element configurations, only those that have been experimentally observed were selected. Configurations that are feasible only in calculations but have not been experimentally observed were excluded from the dataset for this thesis.

The element properties were then combined with the experimental results, which were the average forming voltages for each experimental group, concluded from more than 220 device tests (Fig. 5.1).




Figure 5.1: An illustration of the analysis workflow.

5.2. Principal component analysis

Principal component analysis (PCA) is a widely used data analysis method where the original variables are linearly combined to form new orthogonal variables, called principal components. These principal components represent the directions of greatest variance [83]. The inter-relationships of the variables are calculated, and by analyzing the principal components, we can extract the most relevant information and simplify complex datasets [84]. An illustration of the PCA method can be seen in Fig. 5.2.




Figure 5.2: An illustration of principal component analysis [85].

In this project, PCA was initially applied to identify feature importances. However, the fitting result was quite unsatisfactory. The mean squared error reached 1.56, and the prediction accuracy was only about 20% with a tolerance of 30%. This poor result might be due to the small dataset. Although 220 data sets seem sufficient for an experiment, they are far from adequate for a statistical model.

5.3. Neural network

The neural network (NN) is inspired by the human brain and is widely applied in artificial intelligence (AI). Neural networks consist of interconnected layers of

nodes, also known as neurons. The neurons in a neural network are connected by weights, which determine the strength and direction of the signals passed between them. Typically, there is an input layer, several hidden layers, and an output layer. When there is more than one hidden layer, the model is referred to as deep learning.

In this thesis, an NN model with two hidden layers, each containing 64 neurons, was built. The two hidden layers were fully connected. Each hidden layer was followed by a 20




Figure 5.3: Neural network structure illustration.

The model was optimized over 120 epochs. The following Fig. 5.4 depicts the training process, where the loss is described by mean squared error. The training loss indicates the model's performance on the trained data, while the validation loss evaluates the model's performance on unseen data. The decreasing trend of both the training loss and validation loss indicates efficient training of the model.

It was found that using fewer or more epochs led to underfitting or overfitting, respectively. Despite this optimization, the model demonstrated relatively poor performance. The final mean squared error of the model was 1.32, and the accuracy was approximately 60% with a 30% tolerance. This result was better than that of the PCA, but still not satisfactory for the analysis.




Figure 5.4: Neural network fitting result, where the loss is described by mean squared error.

5.4. Random forest regression

Finally, the random forest (RF), a powerful modeling algorithm, was applied. It was used for the regression task in this thesis with the aim of predicting numerical values.

A decision tree, named for its tree-like structure (Fig. 5.5a), is a widely adopted supervised learning algorithm in which the dataset is split into numerous subsets based on the input features [86]. At each node, a decision is made based on a selected feature, and each branch represents the outcome of that decision.

Random forest regression [87] is an ensemble learning method that operates by constructing many decision trees during training (Fig. 5.5b). Each tree is trained on a distinct subset of the data and makes its own independent prediction. The final prediction is obtained by averaging the predictions of all the decision trees, which increases the model's robustness and provides a more comprehensive estimation of feature importance.




Figure 5.5: Illustration of (a) a decision tree, and (b) a random forest.

For the random forest (RF) regression training, 100 decision trees were utilized [88]. The results from these trees were averaged to produce the final output. Compared to PCA and NN, the RF method yielded significantly better results. The mean squared error for RF was only 0.401, while the accuracy reached 82.4% (with 30% tolerance). A comparison of the three methods is presented in Table 5.2.

Table 5.2: Comparison of results of PCA, NN, and RF methods

Method	Mean Squared Error	Accuracy (with 30% tolerance)
PCA	1.56	20%
NN	1.32	60%
RF	0.401	82.4%

To understand why RF produced the best results, several factors can be considered. First, RF is capable of analyzing non-numeric data, allowing for a more comprehensive input, which improves the output. Second, while neural networks perform well with large datasets, PCA is generally not favored for predictive modeling. Given the relatively small dataset used in this thesis, RF is likely the most suitable method.

5.5. Model interpretation

To understand the trained model, the importance of each feature was extracted. The seven most important features of the bottom metal that determine the forming

voltage are listed in Fig. 5.6.




Figure 5.6: Top Seven Important Bottom Metal Features Identified by the RF Model.

The most relevant feature was determined to be the thickness of the bottom metal. This can be understood in terms of the amount of absorbed oxygen. Active bottom metals are expected to react with HfO_2 and introduce oxygen vacancies into the insulator. The bottom metal thickness indicates the amount of metal that may be oxidized by the HfO_2 , thereby determining the forming voltage.

The second factor, standard electrode potential, is closely related to chemical activity. Typically, a more negative standard electrode potential indicates that the metal is easier to oxidize. Metals with very positive standard electrode potentials, such as gold, are almost impossible to oxidize. The standard electrode potential details the feasibility of the oxidation process between the insulator and the bottom metal.

Thirdly, the influence of the area can be confirmed by previous studies [89]–[91]. Forming voltage is observed to increase as the devices scale down, which is explained by the reduction of defects [91].

The work function is another important factor. It has been reported that the interface barrier between the insulator and the metal can affect the forming voltage [33]. By selecting an appropriate metal, the barrier can be lowered to minimize the forming voltage (Fig. 5.7), potentially leading to forming-free devices.




Figure 5.7: An illustration of the interface barrier

5.6. Model verification

To verify the model, 10 nm Ru-based devices were fabricated. These devices were produced using the same process as described in Chapter 3, but with a 10 nm thick Ru layer as the bottom metal. The device structure of the verification group is shown in Fig. 5.8.




Figure 5.8: 10 nm Ru verification group

The model predicted a forming voltage of 1.2 V for the $5 \times 5 \mu m$ devices and 1.14 V for the $10 \times 10 \mu m$ devices, which matched the experimental results well. The measurement results are shown in Fig. 5.8.

The forming voltages for the 10 nm Ru $5 \times 5 \mu m$ and $10 \times 10 \mu m$ devices were very close to the predicted values of 1.2 V and 1.14 V, respectively. Hence, the trained model was verified by the experimental observations.




Figure 5.9: Forming voltage for 10 nm Ru devices in (a) $5 \times 5 \mu\text{m}$ and (b) $10 \times 10 \mu\text{m}$.

6

Conclusion and Outlook

6.1. Conclusion

In this thesis, RRAM devices with different bottom metal layers were fabricated and evaluated. Over 220 devices were measured, revealing that the addition of an inter-layer significantly alters RRAM performance. Notably, forming-free devices were observed, with the rate of forming-free occurrence reaching up to 35% for Ru-based devices. It is understood that chip oxidation in the atmosphere during the fabrication process plays a crucial role.

To investigate the underlying principles and predict the forming voltage, principal component analysis, neural network, and random forest regression methods were employed. The first two methods demonstrated poor fitting results, with mean squared errors of 1.56 and 1.32, and accuracies within a 30% tolerance at 20% and 60%, respectively. The random forest algorithm exhibited the best performance, with a mean squared error of 0.401 and an accuracy of 82.4% within a 30% tolerance.

Feature importance analysis was conducted to interpret the random forest model. The top four important features of the bottom metal were identified as thickness, standard electrode potential, area, and work function. It was explained that thickness determines the amount of reacted oxygen, standard electrode potential indicates the feasibility of oxidation, area reveals possible defects underneath the electrode, and work function affects the interface barrier. It is important to emphasize that forming voltage is influenced by multiple factors, making it a complex parameter.

The model was ultimately verified using 10 nm Ru devices. Experimental data from both $5 \times 5 \mu\text{m}$ and $10 \times 10 \mu\text{m}$ 10 nm Ru devices matched the prediction results closely, demonstrating the model's effectiveness.

This work demonstrates the feasibility of combining experimental approaches with modeling predictions.

6.2. Outlook

However, this thesis has certain limitations. First, all devices were handmade, which introduces device-to-device variation due to the less stable and reliable nature of human operation compared to automated industrial processes. This variation is reflected in the error bars in Fig. 4.5a and Fig. 4.5b. Second, despite testing over two hundred devices, the dataset remains relatively small, reducing the reliability of the trained models. Third, it was observed that for some devices, the forming voltage could be either negative or positive, indicating that averaging the forming voltage does not perfectly reflect the RRAM's working mode or the forming operation. Lastly, machine learning methods, such as neural networks and random forests, are mathematical algorithms that lack physical meaning. Developing a physics-based model to analyze and understand the forming process can improve the model's reliability.

References

- [1] F. Zahoor, F. A. Hussin, U. B. Isyaku, *et al.*, "Resistive random access memory: Introduction to device mechanism, materials and application to neuromorphic computing," *Discover Nano*, vol. 18, no. 1, p. 36, Mar. 2023, ISSN: 2731-9229. DOI: 10.1186/s11671-023-03775-y. [Online]. Available: <https://doi.org/10.1186/s11671-023-03775-y>.
- [2] H. Li, B. Gao, Z. Chen, *et al.*, "A learnable parallel processing architecture towards unity of memory and computing," *Scientific Reports*, vol. 5, no. 1, p. 13330, Aug. 2015, ISSN: 2045-2322. DOI: 10.1038/srep13330. [Online]. Available: <https://doi.org/10.1038/srep13330>.
- [3] J. Backus, "Can programming be liberated from the von neumann style? a functional style and its algebra of programs," *Commun. ACM*, vol. 21, no. 8, pp. 613–641, Aug. 1978, ISSN: 0001-0782. DOI: 10.1145/359576.359579. [Online]. Available: <https://doi.org/10.1145/359576.359579>.
- [4] H. Thimbleby, "Modes, wysiwyg and the von neumann bottleneck," in *IEE Colloquium on Formal Methods and Human-Computer Interaction: II*, 1988, pp. 4/1–4/5.
- [5] D. Liu, H. Yu, and Y. Chai, "Low-power computing with neuromorphic engineering," *Advanced Intelligent Systems*, vol. 3, no. 2, p. 2000150, 2021. DOI: <https://doi.org/10.1002/aisy.202000150>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/aisy.202000150>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/aisy.202000150>.

- [6] S. B. Laughlin, R. R. de Ruyter van Steveninck, and J. C. Anderson, "The metabolic cost of neural information," *Nature Neuroscience*, vol. 1, no. 1, pp. 36–41, May 1998, ISSN: 1546-1726. DOI: 10.1038/236. [Online]. Available: <https://doi.org/10.1038/236>.
- [7] G. Indiveri and S.-C. Liu, "Memory and information processing in neuromorphic systems," *Proceedings of the IEEE*, vol. 103, no. 8, pp. 1379–1397, 2015. DOI: 10.1109/JPROC.2015.2444094.
- [8] B. J. Shastri, A. N. Tait, T. Ferreira de Lima, *et al.*, "Photonics for artificial intelligence and neuromorphic computing," *Nature Photonics*, vol. 15, no. 2, pp. 102–114, Feb. 2021, ISSN: 1749-4893. DOI: 10.1038/s41566-020-00754-y. [Online]. Available: <https://doi.org/10.1038/s41566-020-00754-y>.
- [9] A. Sebastian, M. Le Gallo, R. Khaddam-Aljameh, and E. Eleftheriou, "Memory devices and applications for in-memory computing," *Nature Nanotechnology*, vol. 15, no. 7, pp. 529–544, Jul. 2020, ISSN: 1748-3395. DOI: 10.1038/s41565-020-0655-z. [Online]. Available: <https://doi.org/10.1038/s41565-020-0655-z>.
- [10] W. A. Wulf and S. A. McKee, "Hitting the memory wall: Implications of the obvious," *SIGARCH Comput. Archit. News*, vol. 23, no. 1, pp. 20–24, Mar. 1995, ISSN: 0163-5964. DOI: 10.1145/216585.216588. [Online]. Available: <https://doi.org/10.1145/216585.216588>.
- [11] D. Ielmini and H.-S. P. Wong, "In-memory computing with resistive switching devices," *Nature Electronics*, vol. 1, no. 6, pp. 333–343, Jun. 2018, ISSN: 2520-1131. DOI: 10.1038/s41928-018-0092-2. [Online]. Available: <https://doi.org/10.1038/s41928-018-0092-2>.
- [12] N. Verma, H. Jia, H. Valavi, *et al.*, "In-memory computing: Advances and prospects," *IEEE Solid-State Circuits Magazine*, vol. 11, no. 3, pp. 43–55, 2019. DOI: 10.1109/MSSC.2019.2922889.

- [13] S. S. Kim, S. K. Yong, W. Kim, *et al.*, "Review of semiconductor flash memory devices for material and process issues," *Advanced Materials*, vol. n/a, no. n/a, p. 2200659, 2022. doi: <https://doi.org/10.1002/adma.202200659>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/adma.202200659>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/adma.202200659>.
- [14] S.-T. Lee and J.-H. Lee, "Neuromorphic technology utilizing nand flash memory cells," in *2020 China Semiconductor Technology International Conference (CSTIC)*, 2020, pp. 1–3. doi: [10.1109/CSTIC49141.2020.9282599](https://doi.org/10.1109/CSTIC49141.2020.9282599).
- [15] L. Chua, "Resistance switching memories are memristors," in *Handbook of Memristor Networks*, L. Chua, G. C. Sirakoulis, and A. Adamatzky, Eds. Cham: Springer International Publishing, 2019, pp. 197–230, ISBN: 978-3-319-76375-0. doi: [10.1007/978-3-319-76375-0_6](https://doi.org/10.1007/978-3-319-76375-0_6). [Online]. Available: https://doi.org/10.1007/978-3-319-76375-0_6.
- [16] D.-H. Lim, S. Wu, R. Zhao, J.-H. Lee, H. Jeong, and L. Shi, "Spontaneous sparse learning for pcm-based memristor neural networks," *Nature communications*, vol. 12, no. 1, p. 319, 2021. doi: <https://doi.org/10.1038/s41467-020-20519-z>.
- [17] H.-M. Huang, Z. Wang, T. Wang, Y. Xiao, and X. Guo, "Artificial neural networks based on memristive devices: From device to system," *Advanced Intelligent Systems*, vol. 2, no. 12, p. 2000149, 2020. doi: <https://doi.org/10.1002/aisy.202000149>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/aisy.202000149>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/aisy.202000149>.
- [18] C.-Y. Lin, C.-Y. Wu, C.-Y. Wu, *et al.*, "Effect of top electrode material on resistive switching properties of ZrO₂ film memory devices," *IEEE Electron Device Letters*, vol. 28, no. 5, pp. 366–368, 2007. doi: [10.1109/LED.2007.894652](https://doi.org/10.1109/LED.2007.894652).
- [19] Q. Mao, Z. Ji, and J. Xi, "Realization of forming-free zno-based resistive switching memory by controlling film thickness," *Journal of Physics D: Applied*

- Physics*, vol. 43, no. 39, p. 395 104, Sep. 2010. DOI: 10.1088/0022-3727/43/39/395104. [Online]. Available: <https://dx.doi.org/10.1088/0022-3727/43/39/395104>.
- [20] J. Park, A. Kumar, Y. Zhou, *et al.*, "Multi-level, forming and filament free, bulk switching trilayer rram for neuromorphic computing at the edge," *Nature Communications*, vol. 15, no. 1, p. 3492, 2024. DOI: <https://doi-org.tudelft.idm.oclc.org/10.1038/s41467-024-46682-1>.
- [21] B. Moirangthem, P. N. Meitei, A. K. Debnath, and N. K. Singh, "Forming-free rram device based on hfo2 thin film for non-volatile memory application using e-beam evaporation method," *Journal of Materials Science: Materials in Electronics*, vol. 34, no. 4, p. 306, 2023. DOI: <https://doi.org/10.1007/s10854-022-09809-y>.
- [22] E. R. Singh, M. W. Alam, and N. K. Singh, "Capacitive and rram forming-free memory behavior of electron-beam deposited ta2o5 thin film for nonvolatile memory application," *ACS Applied Electronic Materials*, vol. 5, no. 6, pp. 3462–3469, 2023. DOI: 10.1021/acsaelm.3c00452. eprint: <https://doi.org/10.1021/acsaelm.3c00452>. [Online]. Available: <https://doi.org/10.1021/acsaelm.3c00452>.
- [23] K. Zhang, J. Wang, Y. Huang, L.-Q. Chen, P. Ganesh, and Y. Cao, "High-throughput phase-field simulations and machine learning of resistive switching in resistive random-access memory," *npj Computational Materials*, vol. 6, no. 1, p. 198, 2020. DOI: <https://doi.org/10.1038/s41524-020-00455-8>.
- [24] P. Huang, X. Y. Liu, W. H. Li, *et al.*, "A physical based analytic model of rram operation for circuit simulation," in *2012 International Electron Devices Meeting*, 2012, pp. 26.6.1–26.6.4. DOI: 10.1109/IEDM.2012.6479110.
- [25] X. Guan, S. Yu, and H.-S. P. Wong, "A spice compact model of metal oxide resistive switching memory with variations," *IEEE Electron Device Letters*, vol. 33, no. 10, pp. 1405–1407, 2012. DOI: 10.1109/LED.2012.2210856.

- [26] P.-Y. Chen and S. Yu, "Compact modeling of rram devices and its applications in 1t1r and 1s1r array design," *IEEE Transactions on Electron Devices*, vol. 62, no. 12, pp. 4022–4028, 2015. DOI: 10.1109/TED.2015.2492421.
- [27] J. Lin, H. Liu, S. Wang, and S. Zhang, "Modeling and simulation of hafnium oxide rram based on oxygen vacancy conduction," *Crystals*, vol. 11, no. 12, 2021, ISSN: 2073-4352. DOI: 10.3390/cryst11121462. [Online]. Available: <https://www.mdpi.com/2073-4352/11/12/1462>.
- [28] Y.-D. Xu, Y.-P. Jiang, X.-G. Tang, *et al.*, "Enhancement of resistive switching performance in hafnium oxide (hfo2) devices via sol-gel method stacking tri-layer hfo2/al-zno/hfo2 structures," *Nanomaterials*, vol. 13, no. 1, 2023, ISSN: 2079-4991. DOI: 10.3390/nano13010039. [Online]. Available: <https://www.mdpi.com/2079-4991/13/1/39>.
- [29] Z. Fang, H. Y. Yu, X. Li, N. Singh, G. Q. Lo, and D. L. Kwong, "HfO_x/TiO_x/HfO_x/TiO_x Multilayer-based forming-free rram devices with excellent uniformity," *IEEE Electron Device Letters*, vol. 32, no. 4, pp. 566–568, 2011. DOI: 10.1109/LED.2011.2109033.
- [30] H. Y. Lee, P. S. Chen, T. Y. Wu, *et al.*, "Low power and high speed bipolar switching with a thin reactive ti buffer layer in robust hfo2 based rram," in *2008 IEEE International Electron Devices Meeting*, 2008, pp. 1–4. DOI: 10.1109/IEDM.2008.4796677.
- [31] T. Diokh, E. Le-Roux, S. Jeannot, *et al.*, "Investigation of the impact of the oxide thickness and reset conditions on disturb in hfo2-rram integrated in a 65nm cmos technology," in *2013 IEEE International Reliability Physics Symposium (IRPS)*, 2013, 5E.4.1–5E.4.4. DOI: 10.1109/IRPS.2013.6532043.
- [32] C. Chen, S. Gao, F. Zeng, *et al.*, "Migration of interfacial oxygen ions modulated resistive switching in oxide-based memory devices," *Journal of Applied Physics*, vol. 114, no. 1, p. 014502, Jul. 2013, ISSN: 0021-8979. DOI: 10.1063/1.4812486. eprint: <https://pubs.aip.org/aip/jap/article->

- pdf/doi/10.1063/1.4812486/13667402/014502_1_online.pdf. [Online]. Available: <https://doi.org/10.1063/1.4812486>.
- [33] C. Hermes, R. Bruchhaus, and R. Waser, "Forming-free TiO₂-based resistive switching devices on cmos-compatible w-plugs," *IEEE Electron Device Letters*, vol. 32, no. 11, pp. 1588–1590, 2011. DOI: 10.1109/LED.2011.2166371.
- [34] F. Zahoor, T. Z. Azni Zulkifli, and F. A. Khanday, "Resistive random access memory (rram): An overview of materials, switching mechanism, performance, multilevel cell (mlc) storage, modeling, and applications," *Nanoscale Research Letters*, vol. 15, no. 1, p. 90, Apr. 2020, ISSN: 1556-276X. DOI: 10.1186/s11671-020-03299-9. [Online]. Available: <https://doi.org/10.1186/s11671-020-03299-9>.
- [35] M. Ismail, E. Ahmed, A. M. Rana, *et al.*, "Improved endurance and resistive switching stability in ceria thin films due to charge transfer ability of al dopant," *ACS Applied Materials & Interfaces*, vol. 8, no. 9, pp. 6127–6136, 2016, PMID: 26881895. DOI: 10.1021/acsami.5b11682. eprint: <https://doi.org/10.1021/acsami.5b11682>. [Online]. Available: <https://doi.org/10.1021/acsami.5b11682>.
- [36] R. Cao, S. Liu, Q. Liu, *et al.*, "Improvement of device reliability by introducing a beol-compatible tin barrier layer in cbram," *IEEE Electron Device Letters*, vol. 38, no. 10, pp. 1371–1374, 2017. DOI: 10.1109/LED.2017.2746738.
- [37] K. Moon, A. Fumarola, S. Sidler, *et al.*, "Bidirectional non-filamentary rram as an analog neuromorphic synapse, part i: Al/mo/pr0.7ca0.3mno3 material improvements and device measurements," *IEEE Journal of the Electron Devices Society*, vol. 6, pp. 146–155, 2018. DOI: 10.1109/JEDS.2017.2780275.
- [38] Z. Fang, X. P. Wang, J. Sohn, *et al.*, "The role of ti capping layer in hfox-based rram devices," *IEEE Electron Device Letters*, vol. 35, no. 9, pp. 912–914, 2014. DOI: 10.1109/LED.2014.2334311.

- [39] Y. Jiang, K. Zhang, K. Hu, *et al.*, "Linearity improvement of hfox-based memristor with multilayer structure," *Materials Science in Semiconductor Processing*, vol. 136, p. 106 131, 2021, ISSN: 1369-8001. DOI: <https://doi.org/10.1016/j.mssp.2021.106131>. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S1369800121004728>.
- [40] J. Liu, K.-J. Chen, Z.-Y. Ma, *et al.*, "The dependence of bottom electrode materials on resistive switching characteristics for hfo2/tiox bilayer structure rram," in *2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)*, 2018, pp. 1–3. DOI: [10.1109/ICSICT.2018.8565024](https://doi.org/10.1109/ICSICT.2018.8565024).
- [41] N. K. Upadhyay, H. Jiang, Z. Wang, S. Asapu, Q. Xia, and J. Joshua Yang, "Emerging memory devices for neuromorphic computing," *Advanced Materials Technologies*, vol. 4, no. 4, p. 1 800 589, 2019. DOI: <https://doi.org/10.1002/admt.201800589>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/admt.201800589>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/admt.201800589>.
- [42] S. Choi, J. Yang, and G. Wang, "Emerging memristive artificial synapses and neurons for energy-efficient neuromorphic computing," *Advanced Materials*, vol. 32, no. 51, p. 2 004 659, 2020. DOI: <https://doi.org/10.1002/adma.202004659>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/adma.202004659>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/adma.202004659>.
- [43] O. Mutlu, S. Ghose, J. Gómez-Luna, and R. Ausavarungnirun, "Processing data where it makes sense: Enabling in-memory computation," *Microprocessors and Microsystems*, vol. 67, pp. 28–41, 2019, ISSN: 0141-9331. DOI: <https://doi.org/10.1016/j.micpro.2019.01.009>. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S0141933118302291>.

- [44] M. Horowitz, "1.1 computing's energy problem (and what we can do about it)," in *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, 2014, pp. 10–14. DOI: 10.1109/ISSCC.2014.6757323.
- [45] S. W. Keckler, W. J. Dally, B. Khailany, M. Garland, and D. Glasco, "Gpus and the future of parallel computing," *IEEE Micro*, vol. 31, no. 5, pp. 7–17, 2011. DOI: 10.1109/MM.2011.89.
- [46] N. P. Jouppi, C. Young, N. Patil, *et al.*, "In-datacenter performance analysis of a tensor processing unit," *SIGARCH Comput. Archit. News*, vol. 45, no. 2, pp. 1–12, Jun. 2017, ISSN: 0163-5964. DOI: 10.1145/3140659.3080246. [Online]. Available: <https://doi.org/10.1145/3140659.3080246>.
- [47] N. K. Upadhyay, H. Jiang, Z. Wang, S. Asapu, Q. Xia, and J. Joshua Yang, "Emerging memory devices for neuromorphic computing," *Advanced Materials Technologies*, vol. 4, no. 4, p. 1800589, 2019. DOI: <https://doi.org/10.1002/admt.201800589>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/admt.201800589>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/admt.201800589>.
- [48] R. Islam, H. Li, P.-Y. Chen, *et al.*, "Device and materials requirements for neuromorphic computing," *Journal of Physics D: Applied Physics*, vol. 52, no. 11, p. 113001, Jan. 2019. DOI: 10.1088/1361-6463/aaf784. [Online]. Available: <https://dx.doi.org/10.1088/1361-6463/aaf784>.
- [49] F. Xue, X. He, Z. Wang, *et al.*, "Giant ferroelectric resistance switching controlled by a modulatory terminal for low-power neuromorphic in-memory computing," *Advanced Materials*, vol. 33, no. 21, p. 2008709, 2021. DOI: <https://doi.org/10.1002/adma.202008709>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/adma.202008709>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/adma.202008709>.
- [50] C. D. Schuman, S. R. Kulkarni, M. Parsa, J. P. Mitchell, P. Date, and B. Kay, "Opportunities for neuromorphic computing algorithms and applications," *Nature Computational Science*, vol. 2, no. 1, pp. 10–19, Jan. 2022, ISSN: 2662-

8457. DOI: 10.1038/s43588-021-00184-y. [Online]. Available: <https://doi.org/10.1038/s43588-021-00184-y>.
- [51] Y. Wang, H. Tang, Y. Xie, *et al.*, "An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations," *Nature Communications*, vol. 12, no. 1, p. 3347, Jun. 2021, ISSN: 2041-1723. DOI: 10.1038/s41467-021-23719-3. [Online]. Available: <https://doi.org/10.1038/s41467-021-23719-3>.
- [52] R. Zhi, R. Jurasek, W. Hokenmaier, *et al.*, "Opportunities and limitations of in-memory multiply-and-accumulate arrays," in *2021 IEEE Microelectronics Design & Test Symposium (MDTS)*, 2021, pp. 1–6. DOI: 10.1109/MDTS52103.2021.9476104.
- [53] Y. Ma, Y. Du, L. Du, J. Lin, and Z. Wang, "In-memory computing: The next-generation ai computing paradigm," in *Proceedings of the 2020 on Great Lakes Symposium on VLSI*, ser. GLSVLSI '20, Virtual Event, China: Association for Computing Machinery, 2020, pp. 265–270, ISBN: 9781450379441. DOI: 10.1145/3386263.3407588. [Online]. Available: <https://doi.org/10.1145/3386263.3407588>.
- [54] S. Bavikadi, P. R. Sutradhar, K. N. Khasawneh, A. Ganguly, and S. M. Pudukotai Dinakarrao, "A review of in-memory computing architectures for machine learning applications," in *Proceedings of the 2020 on Great Lakes Symposium on VLSI*, ser. GLSVLSI '20, Virtual Event, China: Association for Computing Machinery, 2020, pp. 89–94, ISBN: 9781450379441. DOI: 10.1145/3386263.3407649. [Online]. Available: <https://doi.org/10.1145/3386263.3407649>.
- [55] Q. Wan, M. T. Sharbati, J. R. Erickson, Y. Du, and F. Xiong, "Emerging artificial synaptic devices for neuromorphic computing," *Advanced Materials Technologies*, vol. 4, no. 4, p. 1900037, 2019. DOI: <https://doi.org/10.1002/admt.201900037>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/>

- 10.1002/admt.201900037. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/admt.201900037>.
- [56] A. Mehonic, A. Sebastian, B. Rajendran, O. Simeone, E. Vasilaki, and A. J. Kenyon, "Memristors—from in-memory computing, deep learning acceleration, and spiking neural networks to the future of neuromorphic and bio-inspired computing," *Advanced Intelligent Systems*, vol. 2, no. 11, p. 2000085, 2020. DOI: <https://doi.org/10.1002/aisy.202000085>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/aisy.202000085>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/aisy.202000085>.
- [57] S. Z. Rahaman, Y.-D. Lin, H.-Y. Lee, *et al.*, "The role of ti buffer layer thickness on the resistive switching properties of hafnium oxide-based resistive switching memories," *Langmuir*, vol. 33, no. 19, pp. 4654–4665, 2017, PMID: 28420238. DOI: [10.1021/acs.langmuir.7b00479](https://doi.org/10.1021/acs.langmuir.7b00479). eprint: <https://doi.org/10.1021/acs.langmuir.7b00479>. [Online]. Available: <https://doi.org/10.1021/acs.langmuir.7b00479>.
- [58] P. Yao, H. Wu, B. Gao, *et al.*, "Fully hardware-implemented memristor convolutional neural network," *Nature*, vol. 577, no. 7792, pp. 641–646, Jan. 2020, ISSN: 1476-4687. DOI: [10.1038/s41586-020-1942-4](https://doi.org/10.1038/s41586-020-1942-4). [Online]. Available: <https://doi.org/10.1038/s41586-020-1942-4>.
- [59] W. Zhang, P. Yao, B. Gao, *et al.*, "Edge learning using a fully integrated neuro-inspired memristor chip," *Science*, vol. 381, no. 6663, pp. 1205–1211, 2023. DOI: [10.1126/science.ade3483](https://doi.org/10.1126/science.ade3483). eprint: <https://www.science.org/doi/pdf/10.1126/science.ade3483>. [Online]. Available: <https://www.science.org/doi/abs/10.1126/science.ade3483>.
- [60] M. Lanza, A. Sebastian, W. D. Lu, *et al.*, "Memristive technologies for data storage, computation, encryption, and radio-frequency communication," *Science*, vol. 376, no. 6597, eabj9979, 2022. DOI: [10.1126/science.abj9979](https://doi.org/10.1126/science.abj9979). eprint: <https://www.science.org/doi/pdf/10.1126/science.abj9979>.

- [Online]. Available: <https://www.science.org/doi/abs/10.1126/science.abj9979>.
- [61] H. Abbas, J. Li, and D. S. Ang, "Conductive bridge random access memory (cbam): Challenges and opportunities for memory and neuromorphic computing applications," *Micromachines*, vol. 13, no. 5, 2022, ISSN: 2072-666X. DOI: 10.3390/mi13050725. [Online]. Available: <https://www.mdpi.com/2072-666X/13/5/725>.
- [62] J. Yao, Z. Sun, L. Zhong, D. Natelson, and J. M. Tour, "Resistive switches and memories from silicon oxide," *Nano Letters*, vol. 10, no. 10, pp. 4105–4110, 2010, PMID: 20806916. DOI: 10.1021/nl102255r. eprint: <https://doi.org/10.1021/nl102255r>. [Online]. Available: <https://doi.org/10.1021/nl102255r>.
- [63] J. Yao, L. Zhong, D. Natelson, and J. M. Tour, "In situ imaging of the conducting filament in a silicon oxide resistive switch," *Scientific Reports*, vol. 2, no. 1, p. 242, Jan. 2012, ISSN: 2045-2322. DOI: 10.1038/srep00242. [Online]. Available: <https://doi.org/10.1038/srep00242>.
- [64] J. Yao, L. Zhong, Z. Zhang, *et al.*, "Resistive switching in nanogap systems on sio2 substrates," *Small*, vol. 5, no. 24, pp. 2910–2915, 2009. DOI: <https://doi.org/10.1002/smll.200901100>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/smll.200901100>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/smll.200901100>.
- [65] J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices," *Nature Nanotechnology*, vol. 3, no. 7, pp. 429–433, Jul. 2008, ISSN: 1748-3395. DOI: 10.1038/nnano.2008.160. [Online]. Available: <https://doi.org/10.1038/nnano.2008.160>.
- [66] D.-H. Kwon, K. M. Kim, J. H. Jang, *et al.*, "Atomic structure of conducting nanofilaments in tio2 resistive switching memory," *Nature nanotechnology*,

- vol. 5, no. 2, pp. 148–153, 2010. DOI: <https://doi.org/10.1038/nano.2009.456>.
- [67] M. Fujimoto, H. Koyama, M. Konagai, *et al.*, “TiO₂ anatase nanolayer on TiN thin film exhibiting high-speed bipolar resistive switching,” *Applied Physics Letters*, vol. 89, no. 22, p. 223 509, Nov. 2006, ISSN: 0003-6951. DOI: 10.1063/1.2397006. eprint: https://pubs.aip.org/aip/apl/article-pdf/doi/10.1063/1.2397006/14368692/223509\1\1_online.pdf. [Online]. Available: <https://doi.org/10.1063/1.2397006>.
- [68] T.-y. Liu, T. H. Yan, R. Scheuerlein, *et al.*, “A 130.7-mm² 2-layer 32-gb reram memory device in 24-nm technology,” *IEEE Journal of Solid-State Circuits*, vol. 49, no. 1, pp. 140–153, 2014. DOI: 10.1109/JSSC.2013.2280296.
- [69] B. Govoreanu, G. Kar, Y.-Y. Chen, *et al.*, “10×10nm² hf/hfox crossbar resistive ram with excellent performance, reliability and low-energy operation,” in *2011 International Electron Devices Meeting*, 2011, pp. 31.6.1–31.6.4. DOI: 10.1109/IEDM.2011.6131652.
- [70] I. Baek, M. Lee, S. Seo, *et al.*, “Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses,” in *IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004.*, 2004, pp. 587–590. DOI: 10.1109/IEDM.2004.1419228.
- [71] M. Yu, Y. Cai, Z. Wang, *et al.*, “Novel vertical 3d structure of taox-based rram with self-localized switching region by sidewall electrode oxidation,” *Scientific Reports*, vol. 6, no. 1, p. 21 020, Feb. 2016, ISSN: 2045-2322. DOI: 10.1038/srep21020. [Online]. Available: <https://doi.org/10.1038/srep21020>.
- [72] M. Sivan, Y. Li, H. Veluri, *et al.*, “All wse₂ 1t1r resistive ram cell for future monolithic 3d embedded memory integration,” *Nature Communications*, vol. 10, no. 1, p. 5201, Nov. 2019, ISSN: 2041-1723. DOI: 10.1038/s41467-019-13176-4. [Online]. Available: <https://doi.org/10.1038/s41467-019-13176-4>.

- [73] X. Xu, J. Yu, T. Gong, *et al.*, "First demonstration of oxrram integration on 14nm finfet platform and scaling potential analysis towards sub-10nm node," in *2020 IEEE International Electron Devices Meeting (IEDM)*, 2020, pp. 24.3.1–24.3.4. DOI: 10.1109/IEDM13553.2020.9371971.
- [74] W. Wan, R. Kubendran, C. Schaefer, *et al.*, "A compute-in-memory chip based on resistive random-access memory," *Nature*, vol. 608, no. 7923, pp. 504–512, Aug. 2022, ISSN: 1476-4687. DOI: 10.1038/s41586-022-04992-8. [Online]. Available: <https://doi.org/10.1038/s41586-022-04992-8>.
- [75] I. Chakraborty, A. Jaiswal, A. K. Saha, S. K. Gupta, and K. Roy, "Pathways to efficient neuromorphic computing with non-volatile memory technologies," *Applied Physics Reviews*, vol. 7, no. 2, p. 021308, Jun. 2020, ISSN: 1931-9401. DOI: 10.1063/1.5113536. eprint: https://pubs.aip.org/aip/apr/article-pdf/doi/10.1063/1.5113536/14576835/021308_1_online.pdf. [Online]. Available: <https://doi.org/10.1063/1.5113536>.
- [76] H. Liu, Y. Qin, H.-Y. Chen, *et al.*, "Artificial neuronal devices based on emerging materials: Neuronal dynamics and applications," *Advanced Materials*, vol. 35, no. 37, p. 2205047, 2023. DOI: <https://doi.org/10.1002/adma.202205047>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/adma.202205047>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/adma.202205047>.
- [77] M. Lanza, R. Waser, D. Ielmini, *et al.*, "Standards for the characterization of endurance in resistive switching devices," *ACS Nano*, vol. 15, no. 11, pp. 17214–17231, 2021, PMID: 34730935. DOI: 10.1021/acsnano.1c06980. eprint: <https://doi.org/10.1021/acsnano.1c06980>. [Online]. Available: <https://doi.org/10.1021/acsnano.1c06980>.
- [78] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," *Nature Nanotechnology*, vol. 8, no. 1, pp. 13–24, Jan. 2013, ISSN: 1748-3395. DOI: 10.1038/nnano.2012.240. [Online]. Available: <https://doi.org/10.1038/nnano.2012.240>.

- [79] M. Lanza, H.-S. P. Wong, E. Pop, *et al.*, “Recommended methods to study resistive switching devices,” *Advanced Electronic Materials*, vol. 5, no. 1, p. 1800143, 2019. doi: <https://doi.org/10.1002/aelm.201800143>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/aelm.201800143>. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/aelm.201800143>.
- [80] L. Gan, R. D. Gomez, C. J. Powell, R. D. McMichael, P. J. Chen, and J. Egelhoff W. F., “Thin Al, Au, Cu, Ni, Fe, and Ta films as oxidation barriers for Co in air,” *Journal of Applied Physics*, vol. 93, no. 10, pp. 8731–8733, May 2003, ISSN: 0021-8979. DOI: 10.1063/1.1543873. eprint: https://pubs.aip.org/aip/jap/article-pdf/93/10/8731/19282684/8731_1_online.pdf. [Online]. Available: <https://doi.org/10.1063/1.1543873>.
- [81] OpenAI. “Chatgpt (may 21 version).” Large language model. (2024), [Online]. Available: <https://chat.openai.com/> (visited on 05/21/2024).
- [82] A. Jain, S. P. Ong, G. Hautier, *et al.*, “Commentary: The Materials Project: A materials genome approach to accelerating materials innovation,” *APL Materials*, vol. 1, no. 1, p. 011002, Jul. 2013, ISSN: 2166-532X. DOI: 10.1063/1.4812323. eprint: https://pubs.aip.org/aip/apm/article-pdf/doi/10.1063/1.4812323/13163869/011002_1_online.pdf. [Online]. Available: <https://doi.org/10.1063/1.4812323>.
- [83] M. Greenacre, P. J. Groenen, T. Hastie, A. I. d’Enza, A. Markos, and E. Tuzhilina, “Principal component analysis,” *Nature Reviews Methods Primers*, vol. 2, no. 1, p. 100, 2022. doi: <https://doi-org.tudelft.idm.oclc.org/10.1038/s43586-022-00184-w>.
- [84] H. Abdi and L. J. Williams, “Principal component analysis,” *WIREs Computational Statistics*, vol. 2, no. 4, pp. 433–459, 2010. doi: <https://doi.org/10.1002/wics.101>. eprint: <https://wires.onlinelibrary.wiley.com/doi/pdf/10.1002/wics.101>. [Online]. Available: <https://wires.onlinelibrary.wiley.com/doi/abs/10.1002/wics.101>.

- [85] NumXL. "Principal component analysis (pca) 101." (2016), [Online]. Available: <https://numxl.com/blogs/principal-component-analysis-pca-101/> (visited on 06/24/2024).
- [86] A. J. Myles, R. N. Feudale, Y. Liu, N. A. Woody, and S. D. Brown, "An introduction to decision tree modeling," *Journal of Chemometrics*, vol. 18, no. 6, pp. 275–285, 2004. DOI: <https://doi.org/10.1002/cem.873>. eprint: <https://analyticalsciencejournals.onlinelibrary.wiley.com/doi/pdf/10.1002/cem.873>. [Online]. Available: <https://analyticalsciencejournals.onlinelibrary.wiley.com/doi/abs/10.1002/cem.873>.
- [87] L. Breiman, "Random forests," *Machine learning*, vol. 45, pp. 5–32, 2001. DOI: <https://doi.org/10.1023/A:1010933404324>.
- [88] F. Pedregosa, G. Varoquaux, A. Gramfort, *et al.*, "Scikit-learn: Machine learning in Python," *Journal of Machine Learning Research*, vol. 12, pp. 2825–2830, 2011.
- [89] Y.-T. Tseng, P.-H. Chen, T.-C. Chang, *et al.*, "Solving the scaling issue of increasing forming voltage in resistive random access memory using high-k spacer structure," *Advanced Electronic Materials*, vol. 3, no. 9, p. 1700171, 2017. DOI: <https://doi-org.tudelft.idm.oclc.org/10.1002/aelm.201700171>. eprint: <https://onlinelibrary-wiley-com.tudelft.idm.oclc.org/doi/pdf/10.1002/aelm.201700171>. [Online]. Available: <https://onlinelibrary-wiley-com.tudelft.idm.oclc.org/doi/abs/10.1002/aelm.201700171>.
- [90] P.-S. Chen, Y.-S. Chen, H.-Y. Lee, *et al.*, "Impacts of device architecture and low current operation on resistive switching of hfox nanoscale devices," *Microelectronic Engineering*, vol. 105, pp. 40–45, 2013, ISSN: 0167-9317. DOI: <https://doi.org/10.1016/j.mee.2012.12.012>. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S016793171200617X>.

-
- [91] J. Lee, J. Park, S. Jung, and H. Hwang, "Scaling effect of device area and film thickness on electrical and reliability characteristics of rram," in *2011 IEEE International Interconnect Technology Conference*, 2011, pp. 1–3. doi: 10.1109/IITC.2011.5940297.