

Single-Electron-Transistor Compact Model for Spin-Qubit Readout

Van Rijs, Samantha; Ercan, Ilke; Vladimirescu, Andrei; Sebastiano, Fabio

DOI [10.1109/SMACD58065.2023.10192251](https://doi.org/10.1109/SMACD58065.2023.10192251)

Publication date 2023

Document Version Final published version

Published in

Proceedings of the 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023

Citation (APA)

Van Rijs, S., Ercan, I., Vladimirescu, A., & Sebastiano, F. (2023). Single-Electron-Transistor Compact Model for Spin-Qubit Readout. In Proceedings of the 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023 IEEE. <https://doi.org/10.1109/SMACD58065.2023.10192251>

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

Green Open Access added to TU Delft Institutional Repository

'You share, we take care!' - Taverne project

https://www.openaccess.nl/en/you-share-we-take-care

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

Single-Electron-Transistor Compact Model for Spin-Qubit Readout

Samantha van Rijs *Delft University of Technology* Delft, the Netherlands S.a.vanrijs@student.tudelft.nl

Ilke Ercan *Delft University of Technology* Delft, The Netherlands I.Ercan@tudelft.nl

Andrei Vladimirescu *UC Berkeley* Berkeley, CA, USA Andreiv@berkeley.edu

Fabio Sebastiano *Delft University of Technology* Delft, The Netherlands F.Sebastiano@tudelft.nl

Abstract—Quantum computers process information stored in quantum bits (qubits), which must be controlled and read out by a traditional electronic interface. Co-designing and cooptimizing such a quantum-classical complex system requires efficient simulators to emulate the qubits and their interaction with classical electronics. For spin-qubit readout, a single electron transistor (SET) is often employed. To build a toolset that can co-simulate the spin qubit system with the classical control and readout interface, a compact and efficient SET model is needed. This paper presents a new compact empirical SET model based on state-of-the-art SET measurement and extracted by a custom function-fitting python program. Within the target source-drain voltage range of $\pm 1000 \mu V$, the model is accurate for circuit (SPICE) simulation. Furthermore, the empirical model is represented by a set of equations that enables instantaneous output response requiring a negligible simulation time. With this new SET model, a quantum-electronics co-simulator such as SPINE can now be enhanced to simulate the readout in addition to the control circuits of spin qubits, thus enabling the design of the complete integrated circuit (IC) required for large-scale quantum computers.

Index Terms—nanoelectronics, quantum electronics, SET, spin qubit, quantum dots, readout, Macro-model

I. INTRODUCTION

Quantum computers outperform classical computers in fields such as cryptography, search and optimization, and solving large systems of linear equations [1]. While a classical computer works with bits, quantum computers use quantum bits (qubits), which must be typically operated at cryogenic temperatures to exploit their quantum behavior.

At the core of the quantum computer, the qubits must be controlled and read out by a classical electronic interface. Although state-of-the-art quantum processors comprise over 100 qubits [2] [3], thousands or even millions of qubits are required to address relevant computational problems [4]. Spin qubits, in semiconductor quantum dots, have the advantage that they can be manufactured at a large scale with all-optical lithography, leveraged from conventional transistor fabrication while maintaining long coherence time and high fidelity [5]. Any quantum algorithm requires, in addition to single- and two-qubit operations, the measurement of the qubit state, which, for semiconductor spin qubits, is encoded in the spin of electrons or holes trapped in a quantum dot. The spin

qubit's magnetic moment is too small to be detected directly. Therefore, a Single-Electron Transistor (SET) is typically employed to convert the spin information into a charge displacement in the quantum dot, such as in [6] [7], where the SET is capacitively connected to the quantum dot. The SET's impedance is measured to obtain the final outcome of the qubit measurement. Since SETs are typically also implemented as quantum dots, such readout occupies a very small silicon footprint on the same integrated circuit, thus promising an integrated readout in future quantum System-On-Chips (SoCs) [8]. Furthermore, for SET impedance readout, cryogenic CMOS (cryo-CMOS) circuits operating at temperatures close to the qubit's temperature can be placed next to the quantum dots, thus bypassing the wiring bottleneck otherwise limiting the scalability when employing room-temperature electronics.

CMOS technology offers the best scalability as required for readout circuits for large-scale quantum processors [9]. However, due to the limited cooling power available in cryogenic refrigerators, the CMOS circuits must dissipate minimum power while achieving the required performance. Therefore, a software toolset that co-simulates the classical electronic circuit together with the quantum system facilitates the development of control and readout circuits that meets the stringent performance requirements.

Towards that goal, we developed SPINE (Spin Emulator) [10], a software toolset in the Cadence environment to cosimulate CMOS control circuits with qubits. In this work, we augment SPINE by adding the co-simulation of spin-qubit readout, including an electrical SET model.

Fig. 1. An example of a readout system that is going to be simulated by SPINE.

An example of a readout and control schematic for a single spin qubit is in Fig. 1. I_{MW} , generated by the "Control" electronics, excites the spin qubit in the Quantum Dot (QD), 979-8-3503-3265-0/23/\$31.00 ©2023 IEEE the SET, placed in its proximity, detects the spin of the qubit based on the varying SET impedance and the readout electronics senses the current I_{sd} of the SET, thus resolving the spin state. In order to be able to simulate the readout scheme in Fig. 1, we developed a new compact SET model based on experimental SET data and implemented it in Verilog-A, which can be employed in electronic circuit simulators such as Spectre and is now used to extend SPINE with spin qubit readout functionality.

The paper is organized as follows. In section II, the theory of SET operation for spin qubit readout is briefly explained. Then, the methodology for extracting the parameters of the compact empirical SET model is introduced in Sec. III). Finally, Sec. V analyses the accuracy and performance of the SET model.

II. SINGLE ELECTRON TRANSISTOR BACKGROUND

The SET has source, gate, and drain terminals, similar to the traditional MOS transistor. It also acts as a voltagecontrolled current source but differs in that individual electrons tunnel through a quantum dot island [11]. A SET is a double barrier circuit containing two tunnel junctions with an island in between [11]. Tunneling through a barrier is dependent on the difference in chemical potential across the tunnel junction. The island's chemical potential can be tuned by varying the gate voltage. Tunneling can only happen when the island's chemical potential is within a narrow window, defined by the so-called Coulomb blockade, leading to current conduction only for specific conditions for the gate, source, and drain voltages. Fig. 2 shows a circuit representation of the SET, which includes the quantum dot in between two tunneling junctions, modeled by a capacitor and resistor. The gate is connected to the quantum dot via a capacitor. The two voltage sources, connected to the gate, V_g , and to the source, V_{sd} , are for biasing the SET; sweeping the two voltage sources will result in the stability plots of Fig. 3.

Fig. 2. Structure of a SET containing a quantum dot in the center, two tunneling junctions with its tunneling resistance and capacitance R_S, R_D and C_S , C_D . There is a capacitance at the gate denoted by C_G . Furthermore, voltage sources V_g and V_{sd} are for biasing the SET.

Stability diagrams are used to visually get an overview of how to bias a given SET with a certain Coulomb blockade structure, as shown in the diagram in Fig. 3. The periodic diamond shapes are called Coulomb diamonds. The boundaries are diagonal and not vertical lines due to capacitive coupling within the SET [12]. Ideally, inside the diamond, there is no current flowing, as the Coulomb blockade has not been overcome. Outside the diamonds, tunneling events are happening

Fig. 3. Example of a stability diagram of a SET including a simplified biasing trajectory example for state $|1\rangle$ collapse. N is the number of energy levels that are occupied by an electron. Ideally, there is no tunneling when inside the diamond.

and therefore, current is flowing. Jumping to the next diamond is adding an electron to the island.

III. SET EMPIRICAL MODEL METHODOLOGY

A new SET model was developed for SPINE because of the absence of spin readout. In the absence of compact models, the Monte Carlo method is the most accurate but also the most time-consuming in terms of simulation time [13]. Fast Monte Carlo-based SET simulators exist, such as SIMON, but they are stand-alone applications not compatible to be integrated into circuit simulator environments such as Cadence [14]. Other models exploit the master-equation method or an equivalent circuit, which can be implemented in circuit simulators [13]. However, these physics-based models often neglect second-order effects that are relevant in real applications. For example, ideally, there is no current flowing inside the Coulomb diamond. However, real-world SET measurements show that there is a leakage current [15].

Fig. 4. The detected peaks, green, and valleys, red, of a V_{sd} slice with its fitted exponential valley function, cyan, and fitted linear delta function, yellow. The corresponding functions are in Eq. 2.

The proposed empirical model aims to reach a balance between accuracy and simulation time. The empirical SET simulation model is based on SET measurements corresponding to the stability plots in Fig. 5, and it can closely represent the SET's non-idealities, such as the offset current. The SET that is measured here is fabricated on an

The experimental data were examined and processed through machine learning using a custom curve fitting program in Python, from the SciPy library [17], which returns a set of equations function of V_g and V_{sd} , together with parameters fitted, to describe the measured SiGe SET with the least error. Equations 1 to 6 represent the empirical SET model. The model is based on the envelope principle, containing an offset current and modulated current as in Eq. 4.

Generating the equations from the experimental data goes through these stages:

- 1) Determine the peaks, valleys, duty cycle, and phase offset for each V_{sd} slice.
- 2) Function fit the valleys and the peaks-valleys for I_{offset} and $I_{amplitude}$. An exponential function with parameters a, b, and c, Eq. 2, is fitted through the valleys to determine I_{offset} , as exemplified in Fig. 4. The oscillation $I_{amplitude}$, i.e., the difference between the peaks and valleys is linearly fitted using the parameter d, Eq. 2.
- 3) Repeat and save the fitting for > 1000 V_{sd} slices, $\Delta V_{sd} < 4 \mu V$.
- 4) Plot the parameters with respect to V_{sd} and polynomial fit as a function of V_q . Additionally, plot the duty cycle and phase offset and fit them with line equations.
- 5) Construct the SET model by plugging in the parameter functions Eq. 1, 5 and, 6 in the core functions Eq. 2, 3 and 4.

The order of the polynomial fitting is optimized as a trade-off between high accuracy and overfitting. The resulting polynomial coefficients are shown in Eq. 1. For I_{offset} , ζ and η are experimental tuning coefficients bounded by $\zeta \leq 1 \text{ A V}^{-1}$ and $\eta \leq 1$ V. The oscillatory behavior in I_{sd} , which is modeled by $f_{\text{modulation}}$ in Eq. 3, is a half-cosine function with duty cycle θ and phase ϕ , Eq. 5 and 6, which models the Coulomb diamond slopes. The θ and ϕ values are determined for each V_{sd} slice and are modeled with a linear fit as a function of V_{sd} .

$$
I_{\text{offset}} = a + \zeta V_{sd} e^{\frac{(V_g - b) + c}{\eta}}, \quad I_{\text{amplitude}} = d(V_g - V_g[0]) \tag{2}
$$

$$
f_{\text{modulation}} = max(\frac{\cos((6.0 \cdot 10^{-4} \text{V}^{-1} \text{V}_{g} + \phi) - \frac{\theta}{2}) - \cos(\frac{\theta}{2})}{1 - \cos(\frac{\theta}{2})}, 0) \quad (3)
$$

$$
I_{\text{sd,model}} = I_{\text{offset}} + I_{\text{amplitude}} f_{\text{modulation}} \tag{4}
$$

$$
\theta = \begin{cases}\n-7.3 \cdot 10^{-10} \text{V}^{-1} V_{sd} 2\pi & V_{sd} < 0 \\
6.3 \cdot 10^{-10} \text{V}^{-1} V_{sd} 2\pi & V_{sd} > 0\n\end{cases}
$$
\n(5)

$$
\phi = \begin{cases}\n-3 + 8.0 \cdot 10^{-10} \text{V}^{-1} V_{sd} & V_{sd} < 0 \\
-3 - 2.2 \cdot 10^{-9} \text{V}^{-1} V_{sd} & V_{sd} > 0\n\end{cases}\n\tag{6}
$$

IV. SET EMPIRICAL MODEL RESULT

The final empirical SET model produces the 3D plot and stability diagram shown in Fig. 5. On visual inspection of the stability diagram, the model seems to deliver washed-out peaks at the extremes of V_{sd} , compared to the experimental data. This is due to the limitation of the modulation function, Eq. 3, as the duty cycle cannot go over 1 as it occurs in the SiGe SET. This is clearly visible in the Mean Squared Error (MSE) plot in Fig. 6. The accuracy diminishes significantly after $\pm 1000 \mu V$, where the MSE $[nA²]$ increases quickly. The model's accuracy can be increased by expanding the modulation function for a duty cycle > 1 . For our application, we accept the V_{sd} region where the MSE is below 0.5 nA^2 . For the target simulations, the SET's source-drain voltage biasing range is well below this value, thus the empirical model is suitable for readout simulations in SPINE. The set of equations is then implemented in Verilog-A as a module where coefficients are automatically updated via a script generator.

V. CONCLUSION

In this paper, we propose a novel compact empirical SET model based on a SiGe SET. A python function fitting program, utilizing machine learning, was developed to generate a final 3D equation, dependent on V_{sd} and V_g , that fits the SET measurement with the least error. Strategies such as peak and valley detection, envelope modeling, and polynomial fitting are used to acquire accurate source-drain current characteristics. The SET model's accuracy was estimated, by comparing the error with respect to the experimental data, that is compatible with the readout biasing range used when co-simulating the electronic-quantum interface in the Cadence environment. With this new SET model, full readout and control simulations for spin qubits, covering the quantum system and classical interface, can be developed, thus ultimately contributing to the design of the integrated circuits required for large-scale quantum processors.

ACKNOWLEDGMENT

The authors would like to thank Oriol Pietx I Casas for providing the SET experimental data.

REFERENCES

- [1] A. Montanaro, "Quantum algorithms: an overview," npj Quantum Inf 2, 15023, 2016. doi.org/10.1038/npjqi.2015.23
- "IBM unveils 127-qubit computer," Physics World, vol. 34, no. 12, p. 13ii, Dec. 2021. doi: 10.1088/2058-7058/34/12/16.

Fig. 5. The 3D and stability plots of the empirical SET model and SiGe SET side by side.

Fig. 6. Mean squared error plot between the modeled and experimental SET. At the extremes of V_{ds} , the model seems to stray away the most from the SET.

- [3] F. Arute, K. Arya, R. Babbush, et al. "Quantum supremacy using a programmable superconducting processor," Nature 574, 505–510, 2019. doi.org/10.1038/s41586-019-1666-5
- [4] L. Gomes, "Quantum computing: Both here and not here," in IEEE Spectrum, vol. 55, no. 4, pp. 42-47, April 2018. doi: 10.1109/MSPEC.2018.8322045
- [5] A.M.J. Zwerver, T. Krähenmann, T.F. Watson, et al. "Qubits made by advanced semiconductor manufacturing," Nat Electron 5, 184–190 (2022). https://doi.org/10.1038/s41928-022-00727-9
- [6] R. Hanson, L. Willems van Beveren, I. Vink, J. Elzerman, F. Koppens, L. Kouwenhoven & L. Vandersypen, "Single-shot readout of electron spins in a semiconductor quantum dot," Physica E: Low-dimensional Systems And Nanostructures. 34, 1-5, 2006, https://www.sciencedirect.com/science/article/pii/S1386947706000695
- [7] N. D. Stuyck et al., "An Integrated Silicon MOS Single-Electron Transistor Charge Sensor for Spin-Based Quantum Information Processing,"

in IEEE Electron Device Letters, vol. 41, no. 8, pp. 1253-1256, Aug. 2020, doi: 10.1109/LED.2020.3001291.

- [8] J. Park et al., "A Fully Integrated Cryo-CMOS SoC for State Manipulation, Readout, and High-Speed Gate Pulsing of Spin Qubits," in IEEE Journal of Solid-State Circuits, vol. 56, no. 11, pp. 3289-3306, Nov. 2021, doi: 10.1109/JSSC.2021.3115988.
- [9] E. Charbon et al., "Cryo-CMOS for quantum computing," 2016 IEEE International Electron Devices Meeting (IEDM), 2016, pp. 13.5.1-13.5.4, doi: 10.1109/IEDM.2016.7838410.
- [10] J. v. Dijk, A. Vladimirescu, M. Babaie, E. Charbon and F. Sebastiano, "SPINE (SPIN Emulator) - A Quantum-Electronics Interface Simulator," 2019 IEEE 8th International Workshop on Advances in Sensors and Interfaces (IWASI), pp. 23-28, 2019. doi: 10.1109/IWASI.2019.8791334.
- [11] M. Devoret, R. Schoelkopf, "Amplifying quantum signals with the single-electron transistor," Nature 406, 1039–1046 2000. doi.org/10.1038/35023253
- [12] J. Weis, (2005). Single-Electron Devices. In: K. Busch, A. Powell, C. Röthig, G. Schön, J. Weissmüller, "CFN Lectures on Functional Nanostructures," Vol. 1. Lecture Notes in Physics, vol 658. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-31533-9 5
- [13] Christoph Wasshuber.(2013). Computational Single-Electronics.
[14] C. Wasshuber, H. Kosina and S. Selberherr. "SIMON-A simul
- [14] C. Wasshuber, H. Kosina and S. Selberherr, "SIMON-A simulator for single-electron tunnel devices and circuits," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 9, pp. 937-944, Sept. 1997, doi: 10.1109/43.658562.
- [15] X. Wang, J. Wyrick, R. Kashid, et al. "Atomic-scale control of tunneling in donor-based devices," Commun Phys 3, 82 (2020). https://doi.org/10.1038/s42005-020-0343-1
- [16] S.G.J. Philips, M.T. Madzik, S.V. Amitonov, et al. "Universal control of a six-qubit quantum processor in silicon," Nature 609, 919–924, 2022. doi.org/10.1038/s41586-022-05117-x
- [17] P. Virtanen, R. Gommers, T.E. Oliphant, et al. SciPy 1.0: "fundamental algorithms for scientific computing in Python," Nat Methods 17, 261–272, 2020. https://doi.org/10.1038/s41592-019-0686-2